

## **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

<u>Texas Instruments</u> <u>SN74LVTH16501DGGR</u>

For any questions, you can email us directly: sales@integrated-circuit.com

Datasheet of SN74LVTH16501DGGR - IC UNIV BUS TXRX 18BIT 56TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

## SN54LVTH16501, SN74LVTH16501 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS **WITH 3-STATE OUTPUTS**

SCBS700F - JULY 1997 - REVISED AUGUST 2009

- **Members of the Texas Instruments** Widebus™ Family
- **UBT** ™ Transceiver Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or **Clocked Mode**
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V **Operation and Low Static-Power** Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- **Support Unregulated Battery Operation** Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$
- Ioff and Power-Up 3-State Support Hot Insertion
- **Bus Hold on Data Inputs Eliminates the** Need for External Pullup/Pulldown
- Distributed V<sub>CC</sub> and GND Pins Minimize **High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 500 mA Per **JESD 17**
- **ESD Protection Exceeds JESD 22** 
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

SN54LVTH16501 WD PACKAGE
SN74LVTH16501 DGG OR DL PACKAGE
(TOP VIEW)

				1
OEAB	<b>-</b>	$\cup$		GND
LEAB	2		55	CLKAB
A1	3		54	] B1
GND	4		53	GND
A2	5		52	B2
А3	6		51	] B3
v <sub>cc</sub> [	7		50	] v <sub>cc</sub>
A4	8		49	] B4
A5			48	
A6	10		47	] B6
GND	11		46	_
A7	12		45	] B7
A8	13			] B8
A9	14		43	<b>]</b> B9
A10	15		42	B10
,,,,,	16		41	B11
A12	17		40	B12
GND	18		39	GND
A13	19		38	B13
A14	20		37	B14
A15	21		36	B15
V <sub>CC</sub>	22		35	] v <sub>cc</sub>
A16	23		34	B16
A17	24		33	B17
GND	25		32	GND
A18	26		31	B18
OEBA	27		30	CLKBA
LEBA	28		29	GND
				•

#### description/ordering information

The 'LVTH16501 devices are 18-bit universal bus transceivers designed for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment.

#### ORDERING INFORMATION

TA	PACKAGE	<u>:</u> †	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	CCOD DI	Tube	SN74LVTH16501DL	1)/T140504
-40°C to 85°C	SSOP – DL	Tape and reel	SN74LVTH16501DLR	LVTH16501
	TSSOP – DGG	Tape and reel	SN74LVTH16501DGGR	LVTH16501
-55°C to 125°C		Tube	SNJ54LVTH16501WD	SNJ54LVTH16501WD

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and UBT are trademarks of Texas Instruments





Datasheet of SN74LVTH16501DGGR - IC UNIV BUS TXRX 18BIT 56TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### SN54LVTH16501, SN74LVTH16501 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS700F - JULY 1997 - REVISED AUGUST 2009

#### description/ordering information (continued)

Data flow in each direction is controlled by output-enable (OEAB and  $\overline{\text{OEBA}}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the devices operate in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses  $\overline{\text{OEBA}}$ , LEBA, and CLKBA. The output enables are complementary (OEAB is active high and  $\overline{\text{OEBA}}$  is active low).

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When  $V_{CC}$  is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

These devices are fully specified for hot-insertion applications using I<sub>off</sub> and power-up 3-state. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

#### **FUNCTION TABLE**<sup>†</sup>

	INP	UTS		OUTPUT
OEAB	LEAB	CLKAB	Α	В
L	Χ	Χ	Χ	Z
Н	Н	Χ	L	L
Н	Н	Χ	Н	Н
Н	L	$\uparrow$	L	L
Н	L	$\uparrow$	Н	Н
Н	L	Н	Χ	B <sub>0</sub> ‡
Н	L	L	Χ	В <sub>0</sub> §

<sup>†</sup> A-to-B data flow is shown; B-to-A flow is similar, but uses OEBA, LEBA, and CLKBA.



<sup>&</sup>lt;sup>‡</sup> Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low

<sup>§</sup> Output level before the indicated steady-state input conditions were established


Datasheet of SN74LVTH16501DGGR - IC UNIV BUS TXRX 18BIT 56TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

## SN54LVTH16501, SN74LVTH16501 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS **WITH 3-STATE OUTPUTS**

SCBS700F - JULY 1997 - REVISED AUGUST 2009

#### logic diagram (positive logic)



To 17 Other Channels

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (see Note 1)	
Voltage range applied to any output in the high state, V <sub>O</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Current into any output in the low state, IO: SN54LVTH16501	96 mA
SN74LVTH16501	128 mA
Current into any output in the high state, I <sub>O</sub> (see Note 2): SN54LVTH16501	48 mA
SN74LVTH16501	64 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package	64°C/W
DL package	56°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.





Datasheet of SN74LVTH16501DGGR - IC UNIV BUS TXRX 18BIT 56TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

## SN54LVTH16501, SN74LVTH16501 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS700F - JULY 1997 - REVISED AUGUST 2009

#### recommended operating conditions (see Note 4)

			SN54LVTI	H16501	SN74LVTI	H16501	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2		2		V
V <sub>IL</sub>	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5.5		5.5	V
ЮН	High-level output current			-24		-32	mA
loL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature	_	-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.





Datasheet of SN74LVTH16501DGGR - IC UNIV BUS TXRX 18BIT 56TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

## SN54LVTH16501, SN74LVTH16501 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS **WITH 3-STATE OUTPUTS**

SCBS700F - JULY 1997 - REVISED AUGUST 2009

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN54	4LVTH16	501	SN7	4LVTH16	501	
PAF	RAMETER	TEST CO	ONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		$V_{CC} = 2.7 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2			-1.2	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I <sub>OH</sub> = -100 μA	VCC-0	.2		VCC-0	.2		
W		V <sub>CC</sub> = 2.7 V,	I <sub>OH</sub> = -8 mA	2.4			2.4			] ,,
VOH		V 0 V	$I_{OH} = -24 \text{ mA}$	2						V
		VCC = 3 V	$I_{OH} = -32 \text{ mA}$				2			
		V 27V	I <sub>OL</sub> = 100 μA			0.2			0.2	
		V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 24 mA			0.5			0.5	
V -			I <sub>OL</sub> = 16 mA			0.4			0.4	W
$V_{OL}$		N - 2 V	I <sub>OL</sub> = 32 mA			0.5			0.5	V
		VCC = 3 V	I <sub>OL</sub> = 48 mA			0.55				
			I <sub>OL</sub> = 64 mA						0.55	
	Control in mosts	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1	
	Control inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V			10			10	
lį			V <sub>I</sub> = 5.5 V			120			20	μΑ
	A or B ports‡	V <sub>CC</sub> = 3.6 V	VI = VCC			1			1	
			V <sub>I</sub> = 0			-5			-5	
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 $V$						±100	μΑ
		V 2V	V <sub>I</sub> = 0.8 V	75			75			
l <sub>l</sub> (hold)	A or B ports	VCC = 3 V	V <sub>I</sub> = 2 V	-75			-75			μΑ
` ,		V <sub>CC</sub> = 3.6 V§,	$V_{I} = 0 \text{ to } 3.6 \text{ V}$						±500	
I <sub>OZPU</sub>		$\frac{V_{CC}}{OE/OE} = 0$ to 1.5 V, $V_{O} = 0$	0.5 V to 3 V,			±100*			±100	μΑ
I <sub>OZPD</sub>		$\frac{V_{CC}}{OE/OE} = 1.5 \text{ V to } 0, V_{O} = \frac{V_{CC}}{OE/OE} = \text{don't care}$	0.5 V to 3 V,			±100*			±100	μΑ
		V <sub>CC</sub> = 3.6 V,	Outputs high			0.19			0.19	
ICC	IO = 0,		Outputs low			5			5	mA
		$V_I = V_{CC}$ or GND	Outputs disabled			0.19			0.19	
ΔI <sub>CC</sub> ¶		V <sub>CC</sub> = 3 V to 3.6 V, One Other inputs at V <sub>CC</sub> or 0				0.2			0.2	mA
Ci		V <sub>I</sub> = 3 V or 0			4			4		pF
C <sub>io</sub>		V <sub>O</sub> = 3 V or 0			10			10		pF

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.



<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

<sup>‡</sup> Unused pins at V<sub>CC</sub> or GND § This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



Datasheet of SN74LVTH16501DGGR - IC UNIV BUS TXRX 18BIT 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

## SN54LVTH16501, SN74LVTH16501 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS700F - JULY 1997 - REVISED AUGUST 2009

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		5	SN54LV	ГН16501			N74LV	TH16501					
						V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency				150		150		150		150	MHz	
	Dulas dunation	LE high		3.3		3.3		3.3		3.3			
t <sub>w</sub>	Pulse duration	CLK high or low		3.3		3.3		3.3		3.3		ns	
		A before CLKAB↑	2.5		2.8		2.1		2.4				
		B before CLKBA↑	2.5		2.8		2.1		2.4				
tsu	Setup time		CLK high	3.4		2.8		2.4		1.6		ns	
		A or B before LE↓	CLK low	2.2		1.3		1.4		0.5			
		A or B after CLK↑		2.2		1.5		1		0			
t <sub>h</sub>	Hold time	A or B after LE↓		2.1		1.9		1.7		1.7	·	ns	

## switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

			5	SN54LV	ГН16501			SN74	LVTH16	5501		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		$V_{CC}$ = 3.3 V $\pm$ 0.3 V			V <sub>CC</sub> = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	TYP <sup>†</sup>	MAX	MIN	MAX	
f <sub>max</sub>			150		150		150			150		MHz
<sup>t</sup> PLH	B or A	A or D	1.2	4.3		4.7	1.3	2.7	3.7		4	2.0
<sup>t</sup> PHL	BULA	A or B	1.2	4.3		4.6	1.3	2.4	3.7		4	ns
<sup>t</sup> PLH	LEBA or LEAB	A or D	1.4	6.2		6.6	1.5	3.4	5.1		5.7	2 0
<sup>t</sup> PHL	LEBA OF LEAD	A or B	1.4	5.9		6.5	1.5	3.5	5.1		5.7	ns
<sup>t</sup> PLH	CLKBA or	A or D	1.2	6		6.7	1.3	3.5	5.1		5.7	2 0
<sup>t</sup> PHL	CLKAB	A or B	1.2	5.9		6.6	1.3	3.4	5.1		5.7	ns
<sup>t</sup> PZH	<u> </u>	A D	1.2	5.5		5.9	1.3	3.4	4.8		5.5	
t <sub>PZL</sub>	OEBA or OEAB	A or B	1.2	5.5		5.9	1.3	3.4	4.8		5.5	ns
<sup>t</sup> PHZ	OEBA or OEAB	A or B	1.6	6.3		6.7	1.7	4.2	5.8		6.3	ns
t <sub>PLZ</sub>	OEBA UI OEAB	AUIB	1.6	6.1		6.6	1.7	3.8	5.8		6.3	115

 $<sup>\</sup>dagger$  All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.




Datasheet of SN74LVTH16501DGGR - IC UNIV BUS TXRX 18BIT 56TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

## SN54LVTH16501, SN74LVTH16501 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS **WITH 3-STATE OUTPUTS**

SCBS700F - JULY 1997 - REVISED AUGUST 2009

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 2.5$  ns.  $t_f \leq 2.5$  ns.
- The outputs are measured one at a time with one transition per measurement.
- All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





Datasheet of SN74LVTH16501DGGR - IC UNIV BUS TXRX 18BIT 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

10-Jun-2014

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9677701QXA	ACTIVE	CFP	WD	56	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9677701QX A SNJ54LVTH16501 WD	Sample
74LVTH16501DGGRE4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16501	Samples
74LVTH16501DLRG4	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16501	Samples
SN74LVTH16501DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16501	Samples
SN74LVTH16501DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16501	Sample
SN74LVTH16501DLG4	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16501	Samples
SN74LVTH16501DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16501	Samples
SNJ54LVTH16501WD	ACTIVE	CFP	WD	56	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9677701QX A SNJ54LVTH16501 WD	Sample

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TIs terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): Ti defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)



## **Distributor of Texas Instruments: Excellent Integrated System Limited**Datasheet of SN74LVTH16501DGGR - IC UNIV BUS TXRX 18BIT 56TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

10-Jun-2014

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "--" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. Tl bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. Tl has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. Tl and Tl suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LVTH16501, SN74LVTH16501:

- Catalog: SN74LVTH16501
- Enhanced Product: SN74LVTH16501-EP, SN74LVTH16501-EP
- Military: SN54LVTH16501

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

Addendum-Page 2


Datasheet of SN74LVTH16501DGGR - IC UNIV BUS TXRX 18BIT 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




#### PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

#### TAPE AND REEL INFORMATION






A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape

P1 Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVTH16501DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74LVTH16501DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

Datasheet of SN74LVTH16501DGGR - IC UNIV BUS TXRX 18BIT 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



## **PACKAGE MATERIALS INFORMATION**

www.ti.com 26-Jan-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVTH16501DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0
SN74LVTH16501DLR	SSOP	DL	56	1000	367.0	367.0	55.0

Datasheet of SN74LVTH16501DGGR - IC UNIV BUS TXRX 18BIT 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


#### **MECHANICAL DATA**

MCFP010B – JANUARY 1995 – REVISED NOVEMBER 1997

#### WD (R-GDFP-F\*\*)

#### **CERAMIC DUAL FLATPACK**

#### **48 LEADS SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. This package can be hermetically sealed with a ceramic lid using glass frit.

D. Index point is provided on cap for terminal identification only

E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA

GDFP1-F56 and JEDEC MO-146AB






#### **MECHANICAL DATA**

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.






**DGG0056A** 

### **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. Reference JEDEC registration MO-153.






### **EXAMPLE BOARD LAYOUT**

## **DGG0056A**

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






### **EXAMPLE STENCIL DESIGN**

## **DGG0056A**

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.





## **Distributor of Texas Instruments: Excellent Integrated System Limited**Datasheet of SN74LVTH16501DGGR - IC UNIV BUS TXRX 18BIT 56TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals **Data Converters** dataconverter.ti.com www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical

Power Mgmt Space, Avionics and Defense www.ti.com/space-avionics-defense

Security

www.ti.com/security

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

**Products** 

Logic

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

logic.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated