

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

<u>Texas Instruments</u> <u>SN74ABT16500BDGGR</u>

For any questions, you can email us directly: sales@integrated-circuit.com



Datasheet of SN74ABT16500BDGGR - IC UNIV BUS TXRX 18BIT 56TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN54ABT16500B, SN74ABT16500B 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS057G - DECEMBER 1990 - REVISED MAY 1997

- Members of the Texas Instruments Widebus™ Family
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- UBT[™] (Universal Bus Transceiver)
 Combines D-Type Latches and D-Type
 Flip-Flops for Operation in Transparent,
 Latched, or Clocked Mode
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 5 V, T_A = 25°C
- High-Impedance State During Power Up and Power Down
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the high-to-low transition of CLKAB. OEAB is active-high. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

SN54ABT16500B ... WD PACKAGE SN74ABT16500B ... DGG OR DL PACKAGE (TOP VIEW)

OEAB	1 1 \	56] GND
LEAB	2		CLKAB
A1	3	54] B1
GND	4	53] GND
A2	_	~~ F] B2
А3	6	51] B3
V_{CC}	7	50] v _{cc}
A4	8	49	B4
A5		.~	B5
A6		47] B6
	11	46	GND
A7	12	45	B7
A8	13] B8
A9	14	43] B9
A10	15	42	B10
A11	16		B11
A12	17	40	B12
GND	18	39] GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
V_{CC}	22] v _{cc}
A16	23	34	B16
A17	24	33	B17
GND	25	32] GND
A18	26	31	B18
OEBA	27	30	CLKBA
LEBA	28	29] GND

Data flow for B to A is similar to that of A to B but uses $\overline{\text{OEBA}}$, LEBA, and $\overline{\text{CLKBA}}$. The output enables are complementary (OEAB is active high and $\overline{\text{OEBA}}$ is active low).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC-IIB, and UBT are trademarks of Texas Instruments Incorporated.





Datasheet of SN74ABT16500BDGGR - IC UNIV BUS TXRX 18BIT 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN54ABT16500B, SN74ABT16500B 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS057G - DECEMBER 1990 - REVISED MAY 1997

description (continued)

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor and OE should be tied to OE of through a pullup resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

The SN54ABT16500B is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT16500B is characterized for operation from –40°C to 85°C.

FUNCTION TABLE†

	INPUTS									
OEAB	LEAB	CLKAB	В							
L	Χ	Χ	Χ	Z						
Н	Н	Χ	L	L						
Н	Н	Χ	Н	Н						
Н	L	\downarrow	L	L						
Н	L	\downarrow	Н	Н						
Н	L	Н	Χ	B ₀ ‡ Bo§						
Н	L	L	Χ	в ₀ §						

[†] A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.



[‡] Output level before the indicated steady-state input conditions were established

[§] Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low




Datasheet of SN74ABT16500BDGGR - IC UNIV BUS TXRX 18BIT 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN54ABT16500B, SN74ABT16500B 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS057G - DECEMBER 1990 - REVISED MAY 1997

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




Datasheet of SN74ABT16500BDGGR - IC UNIV BUS TXRX 18BIT 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN54ABT16500B, SN74ABT16500B 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS057G - DECEMBER 1990 - REVISED MAY 1997

logic diagram (positive logic)



To 17 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (except I/O ports) (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V _O	–0.5 V to 5.5 V
Current into any output in the low state, I _O : SN54ABT16500B	96 mA
SN74ABT16500B	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, Teta	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.





Datasheet of SN74ABT16500BDGGR - IC UNIV BUS TXRX 18BIT 56TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN54ABT16500B, SN74ABT16500B 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS057G - DECEMBER 1990 - REVISED MAY 1997

recommended operating conditions (see Note 3)

			SN54ABT	16500B	SN74ABT1	16500B	UNIT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2	3	2		V	
V _{IL}	Low-level input voltage		8.0		0.8	V	
VI	Input voltage		0 4	V _{CC}	0	VCC	V
IOH	High-level output current		1	-24		-32	mA
loL	Low-level output current		22	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	20%	10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate	•	200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.



Datasheet of SN74ABT16500BDGGR - IC UNIV BUS TXRX 18BIT 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN54ABT16500B, SN74ABT16500B 18-BIT UNIVERSAL BUS TRANSCEIVERS

WITH 3-STATE OUTPUTS

SCBS057G - DECEMBER 1990 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		Т	A = 25°C	;	SN54ABT	16500B	SN74ABT1	16500B	UNIT
PAR	KAMETER	1251 CO	NDITIONS	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNII
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.2		-1.2		-1.2	V
		V _{CC} = 4.5 V,	$V_{\text{H}} = -3 \text{ mA}$				2.5		2.5		
\/a		$V_{CC} = 5 \text{ V}, \qquad I_{OH} = -3 \text{ mA}$					3		3		V
VOH	V00 - 4 5 V	I _{OH} = -24 mA	2			2				V	
		V _{CC} = 4.5 V	I _{OH} = –32 mA	2*					2		
VOL		V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			V
VOL		VCC = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	V
V _{hys}					100						mV
l _{off}		$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$			±100				±100	μΑ
ICEX		V _C C = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μΑ
	Control inputs	$V_{CC} = 0$ to 5.5 V, $V_I = V_{CC}$ or GND				±1		±1		±1	μΑ
l _I	A or B ports	$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$ $V_{I} = V_{CC} \text{ or GND}$				±20	,4	±20	±20		μΛ
I _O ‡		V _{CC} = 5.5 V,	V _O = 2.5 V	- 50	-100	-180	-50	-180	- 50	-180	mA
lozpu	_J §	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$ $V_{O} = 0.5 \text{ V to } 2.7 \text{ V}$	/, OE or OE = X			±50	700y	±50		±50	μΑ
lozpd)§	V _{CC} = 2.1 V to 0, V _O = 0.5 V to 2.7 \	/, OE or OE = X			±50		±50		±50	μΑ
IOZH¶		$\frac{V_{CC}}{OE} = 2.1 \text{ V to } 5.5$ $OE \ge 2 \text{ V, } OE \le 0.8$	$V, V_0 = 2.7 V,$ $V^{\#}$			10		10		10	μΑ
lozu¶		$\frac{V_{CC}}{OE}$ = 2.1 V to 5.5 $\frac{V_{CC}}{OE}$ ≥ 2 V, $\frac{V_{CC}}{OE}$ ≤ 0.8	V, V _O = 0.5 V, 3 V [#]			-10		-10		-10	μА
		V _{CC} = 5.5 V,	Outputs high			3		3		3	
Icc	A or B ports	$I_{O} = 0$,	Outputs low		36 36		36		36	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled			3		3		3	
ΔICC	$V_{CC} = 5.5 \text{ V}$, One input at 3.4 V, Other inputs at V_{CC} or GND				50		50		50	μА	
C _i	Control inputs	V _I = 2.5 V or 0.5 V			3						pF
C _{io}	A or B ports	V _O = 2.5 V or 0.5 \	J		9						pF

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.



[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[§] This parameter is characterized, but not production tested.

The parameters IOZH and IOZL include the input leakage current.

 $^{^{\#}}$ For V_{CC} between 2.1 V and 4 V, OE should be less than or equal to 0.5 V to ensure a low state.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



Datasheet of SN74ABT16500BDGGR - IC UNIV BUS TXRX 18BIT 56TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN54ABT16500B, SN74ABT16500B 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS057G - DECEMBER 1990 - REVISED MAY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

				SN54ABT	16500B	SN74ABT	16500B	UNIT	
				MIN	MAX	MIN	MAX	UNII	
f _{clock}	Clock frequency			0	150	0	150	MHz	
4 +	Dulas dimetian	LEAB or LEBA high		2.5	2	2.5			
t _W † Pulse duration		CLKAB or CLKBA high or low	3	N.	3	ns			
	A before CLKAB↓	A before CLKAB↓							
	Cotup time	B before CLKBA↓	3	•	3		no		
^t su	Setup time	A before LEAB↓ or B before LEBA↓	CLK high	7		1		ns	
	A before LEAB\$\(\psi\) of B before LEBA\$\(\psi\)	A before LEAB↓ or B before LEBA↓ CLK low			2.5		1		
(Halles .	Hold time	A after CLKAB↓ or B after CLKBA↓	A after CLKAB↓ or B after CLKBA↓			0		no	
t _h Hold time		A after LEAB↓ or B after LEBA↓	2		2		ns		

[†] This parameter is characterized, but not production tested.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	۷ ₀	CC = 5 V A = 25°C	/, ;	SN54ABT16500B		SN74ABT1	UNIT	
	(HAP OT)	(0011-01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			150	200		150		150		MHz
^t PLH	A or B	P or A	1	2.5	3.6	1	4.2	1	4	ns
^t PHL	AOIB	B or A	1	3.2	4.5	1	5 .1	1	4.9	115
^t PLH	LEAD or LEDA	B or A	1	3.2	4.5	1	5.6	1	5	ns
^t PHL	LEAB or LEBA	BULA	1	3.4	4.5	1 0	5.4	1	5	115
^t PLH	OLIVAR OLIVRA	B or A	1	3.5	4.7	1	5.4	1	5.3	
^t PHL	CLKAB or CLKBA	B or A	1	3.5	4.7	27	5.4	1	5.3	ns
^t PZH	OF AD OFDA	B or A	1	3.4	4.6	O 1	5.3	1	5.1	
^t PZL	OEAB or OEBA	BorA	1.5	3.8	4.7	1.5	5.6	1.5	5.4	ns
^t PHZ	OEAB or OEBA	B or A	1.5	4.5	5.7	1.5	6.9	1.5	6.5	ne
t _{PLZ}	OEAD OF OEBA	B OF A	1.4	3.4	4.7	1.4	5.8	1.4	5.4	ns




Datasheet of SN74ABT16500BDGGR - IC UNIV BUS TXRX 18BIT 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN54ABT16500B, SN74ABT16500B 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS057G - DECEMBER 1990 - REVISED MAY 1997

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r \leq 2.5$ ns. $t_f \leq 2.5$ ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




Datasheet of SN74ABT16500BDGGR - IC UNIV BUS TXRX 18BIT 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




PACKAGE MATERIALS INFORMATION

11-Mar-2008


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT16500BDGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74ABT16500BDLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

Datasheet of SN74ABT16500BDGGR - IC UNIV BUS TXRX 18BIT 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



PACKAGE MATERIALS INFORMATION

11-Mar-2008



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT16500BDGGR	TSSOP	DGG	56	2000	346.0	346.0	41.0
SN74ABT16500BDLR	SSOP	DL	56	1000	346.0	346.0	49.0



Distributor of Texas Instruments: Excellent Integrated System LimitedDatasheet of SN74ABT16500BDGGR - IC UNIV BUS TXRX 18BIT 56TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Applications Amplifiers Audio amplifier.ti.com www.ti.com/audio Automotive Data Converters dataconverter.ti.com www.ti.com/automotive DSP dsp.ti.com Broadband www.ti.com/broadband Clocks and Timers www.ti.com/clocks **Digital Control** www.ti.com/digitalcontrol Interface Medical interface.ti.com www.ti.com/medical Military Logic logic.ti.com www.ti.com/military Optical Networking Power Mgmt www.ti.com/opticalnetwork power.ti.com Microcontrollers Security microcontroller.ti.com www.ti.com/security Telephony www.ti.com/telephony www.ti-rfid.com RF/IF and ZigBee® Solutions Video & Imaging www.ti.com/lprf www.ti.com/video www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated