

## **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

<u>Texas Instruments</u> <u>SN74ABT5402ADWR</u>

For any questions, you can email us directly: sales@integrated-circuit.com

Datasheet of SN74ABT5402ADWR - IC BUFF/DVR/MEMORY 12BIT 28SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

## SN54ABT5402A, SN74ABT5402A 12-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS

SCBS660B - FEBRUARY 1996 - REVISED MAY 1997

- Output Ports Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- Typical V<sub>OLV</sub> (Output Undershoot) < 0.5 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- Package Options Include Plastic Small-Outline (DW) Package and Ceramic Chip Carriers (FK) and DIPs (JT)

### description


These 12-bit buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable (OE1 or OE2) input is high, all 12 outputs are in the high-impedance state.


The outputs, which are designed to source or sink up to 12 mA, include equivalent 25- $\Omega$  series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN54ABT5402A . . . JT PACKAGE SN74ABT5402A . . . DW PACKAGE (TOP VIEW)



SN54ABT5402A . . . FK PACKAGE (TOP VIEW)



The SN54ABT5402A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT5402A is characterized for operation from –40°C to 85°C.

#### **FUNCTION TABLE**

	INPUTS	OUTPUT	
OE1	OE2	D	Y
L	L	L	L
L	L	Н	Н
Н	X	Χ	Z
X	Н	Χ	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated.






Datasheet of SN74ABT5402ADWR - IC BUFF/DVR/MEMORY 12BIT 28SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


## SN54ABT5402A, SN74ABT5402A 12-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS

SCBS660B - FEBRUARY 1996 - REVISED MAY 1997

### logic symbol†



### logic diagram (positive logic)



To Eleven Other Channels

Pin numbers shown are for the DW and JT packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	$\dots$ -0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V <sub>O</sub>	$-0.5$ V to 5.5 V
Current into any output in the low state, I <sub>O</sub>	30 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DW package	78°C/W
Storage temperature range, T <sub>stg</sub>	. $-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Datasheet of SN74ABT5402ADWR - IC BUFF/DVR/MEMORY 12BIT 28SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

## SN54ABT5402A, SN74ABT5402A 12-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS

SCBS660B - FEBRUARY 1996 - REVISED MAY 1997

### recommended operating conditions (see Note 3)

			SN54ABT	5402A	SN74ABT	5402A	UNIT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2	EM	2		V	
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		0 0	VCC	0	VCC	V
IOH	High-level output current		Ç	-12		-12	mA
loL	Low-level output current		200	12		12	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	Z.	10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST COM	TEST CONDITIONS			;	SN54ABT	5402A	SN74ABT	5402A	LINUT
PAR			DITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -1 \text{ mA}$	3.35	3.7		3.3		3.35		
Vон		V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -1 mA	3.85	4.2		3.8		3.85		V
VOH		V <sub>CC</sub> = 4.5 V	$I_{OH} = -3 \text{ mA}$				3		3.1		V
		VCC = 4.5 V	$I_{OH} = -12 \text{ mA}$	2.6					2.6		
VOL		V <sub>CC</sub> = 4.5 V	$I_{OL} = 8 \text{ mA}$					0.8		0.65	V
VOL		VCC = 4.5 V	$I_{OL}$ = 12 mA							8.0	V
V <sub>hys</sub>					100						mV
П		$V_{CC} = 5.5 \text{ V}, V_{I} = V_{C}$	CC or GND			±1		±1		±1	μΑ
lozh		$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.7 \text{ V}$			10		10		10	μΑ
lozL		$V_{CC} = 5.5 \text{ V},$	$V_0 = 0.5 V$			-10		-10		-10	μΑ
I <sub>off</sub>		$V_{CC} = 0$ , $V_I \text{ or } V_O \le 4.5 \text{ V}$				±100	4	77		±100	μΑ
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50	205	50		50	μΑ
IO		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-25	-45	-100	25	-100	-25	-100	mA
los <sup>‡</sup>		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0	-50		-200	<b>2</b> –50	-200	-50	-200	mA
		V <sub>CC</sub> = 5.5 V,	Outputs high		5	50		50		50	μΑ
ICC		$I_O = 0$ ,	Outputs low		39	48		48		48	mA
		$V_I = V_{CC}$ or GND	Outputs disabled		1	50		50		50	μΑ
	Data inputs	V <sub>CC</sub> = 5.5 V, One input at 3.4 V,	Outputs enabled			1.5		1.5		1.5	
ΔICC§	Data inputs	Other inputs at VCC or GND	Outputs disabled		0.05			0.05		0.05	mA
	Control inputs	$V_{CC}$ = 5.5 V, One input at 3.4 V, Other inputs at $V_{CC}$ or GND				1.5		1.5		1.5	
Ci		V <sub>I</sub> = 2.5 V or 0.5 V			3						pF
Co		V <sub>O</sub> = 2.5 V or 0.5 V			8						pF

 $<sup>\</sup>dagger$  All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



<sup>‡</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.



Datasheet of SN74ABT5402ADWR - IC BUFF/DVR/MEMORY 12BIT 28SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

## SN54ABT5402A, SN74ABT5402A 12-BIT LINE/MEMORY DRIVERS **WITH 3-STATE OUTPUTS**

SCBS660B - FEBRUARY 1996 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM TO (INPUT) (OUTPUT)		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT	5402A	SN74AB1	UNIT	
	(INFOT)	(551761)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	D	V	2	4.5	5.2	2	6.3	2	6.2	20
<sup>t</sup> PHL	٥ ا	T	1.5	3.7	5	1.5	5.7	1.5	5.6	ns
<sup>t</sup> PZH	<del></del>	V	2.5	5.7	7.6	2.5	8.8	2.5	8.7	20
t <sub>PZL</sub>	ŌĒ	ī	2	4.4	6.3	3	7.6	2	7.5	ns
<sup>t</sup> PHZ	ŌĒ	<u></u>		3.6	4.4	01.5	5.5	1.5	5.2	20
<sup>t</sup> PLZ	OE	ſ	1.5	4.2	5.4	2 1.5	7.4	1.5	6.9	ns



SN54ABT5402A, SN74ABT5402A 12-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS


SCBS660B - FEBRUARY 1996 - REVISED MAY 1997


#### PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	7 V
tPHZ/tPZH	Open

**LOW- AND HIGH-LEVEL ENABLING** 





NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

**INVERTING AND NONINVERTING OUTPUTS** 

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 2.5$  ns,  $t_f \leq 2.5$  ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





Datasheet of SN74ABT5402ADWR - IC BUFF/DVR/MEMORY 12BIT 28SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

10-Jun-2014

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74ABT5402ADW	ACTIVE	SOIC	DW	28	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT5402A	Samples
SN74ABT5402ADWG4	ACTIVE	SOIC	DW	28	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT5402A	Samples
SN74ABT5402ADWR	ACTIVE	SOIC	DW	28	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT5402A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): Til defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

in homogeneous material)

(9) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

Addendum-Page 1



Datasheet of SN74ABT5402ADWR - IC BUFF/DVR/MEMORY 12BIT 28SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

www.ti.com 10-Jun-2014

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 2

Datasheet of SN74ABT5402ADWR - IC BUFF/DVR/MEMORY 12BIT 28SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




## **PACKAGE MATERIALS INFORMATION**


www.ti.com 14-Jul-2012

### **TAPE AND REEL INFORMATION**

#### **REEL DIMENSIONS**



#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### TAPE AND REEL INFORMATION

\*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT5402ADWR	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

Datasheet of SN74ABT5402ADWR - IC BUFF/DVR/MEMORY 12BIT 28SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



## **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Jul-2012



### \*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT5402ADWR	SOIC	DW	28	1000	367.0	367.0	55.0



### **MECHANICAL DATA**

DW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M—1994.

- 3. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AE.






### **LAND PATTERN DATA**

## DW (R-PDSO-G28)

### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





# Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74ABT5402ADWR - IC BUFF/DVR/MEMORY 12BIT 28SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals www.ti.com/computers **Data Converters** dataconverter.ti.com **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Industrial

 Clocks and Timers
 www.ti.com/clocks
 Industrial
 www.ti.com/industrial

 Interface
 interface.ti.com
 Medical
 www.ti.com/medical

 Logic
 logic.ti.com
 Security
 www.ti.com/security

Power Mgmt Space, Avionics and Defense <u>www.ti.com/space-avionics-defense</u>

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <a href="https://www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="https://e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity www.ti.com/wirelessconnectivity

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated