

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

<u>Texas Instruments</u> <u>SN74ACT7807-40PAG</u>

For any questions, you can email us directly: sales@integrated-circuit.com



Datasheet of SN74ACT7807-40PAG - IC SYNC FIFO MEM 2048X9 64-TQFP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74ACT7807 2048 × 9

CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS200D - JANUARY 1991 - REVISED APRIL 1998

- Free-Running Read and Write Clocks Can Be Asynchronous or Coincident
- Read and Write Operations Synchronized to Independent System Clocks
- Input-Ready Flag Synchronized to Write Clock
- Output-Ready Flag Synchronized to Read Clock
- 2048 Words by 9 Bits
- Low-Power Advanced CMOS Technology
- Programmable Almost-Full/Almost-Empty Flag

- Input-Ready, Output-Ready, and Half-Full Flags
- Cascadable in Word Width and/or Word Depth
- Fast Access Times of 12 ns With a 50-pF Load
- Data Rates up to 67 MHz
- 3-State Outputs
- Package Options Include 44-Pin Plastic Leaded Chip Carrier (FN) and 64-Pin Thin Quad Flat (PAG, PM) Packages

description

The SN74ACT7807 is a 2048-word by 9-bit FIFO with high speed and fast access times. It processes data at rates up to 67 MHz and access times of 12 ns in a bit-parallel format. Data outputs are noninverting with respect to the data inputs. Expansion is easily accomplished in both word width and word depth.

The write-clock (WRTCLK) and read-clock (RDCLK) inputs should be free running and can be asynchronous or coincident. Data is written to memory on the rising edge of WRTCLK when the write-enable (WRTEN1/DP9, WRTEN2) inputs are high and the input-ready (IR) flag output is high. Data is read from memory on the rising edge of RDCLK when the read-enable (RDEN1, RDEN2) and output-enable (OE) inputs are high and the output-ready (OR) flag output is high. The first word written to memory is clocked through to the output buffer regardless of the levels on RDEN1, RDEN2, and OE. The OR flag indicates that valid data is present on the output buffer.

The FIFO can be reset asynchronous to WRTCLK and RDCLK. RESET must be asserted while at least four WRTCLK and four RDCLK cycles occur to clear the synchronizing registers. Resetting the FIFO initializes the IR, OR, and half-full (HF) flags low and the almost-full/almost-empty (AF/AE) flag high. The FIFO must be reset upon power up.

The SN74ACT7807 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




Datasheet of SN74ACT7807-40PAG - IC SYNC FIFO MEM 2048X9 64-TQFP


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74ACT7807 2048×9

CLOCKED FIRST-IN, FIRST-OUT MEMORY SCAS200D – JANUARY 1991 – REVISED APRIL 1998



PAG OR PM PACKAGE (TOP VIEW)



NC - No internal connection






Datasheet of SN74ACT7807-40PAG - IC SYNC FIFO MEM 2048X9 64-TQFP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74ACT7807 2048 × 9

CLOCKED FIRST-IN, FIRST-OUT MEMORY SCAS200D – JANUARY 1991 – REVISED APRIL 1998

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FN package.






Datasheet of SN74ACT7807-40PAG - IC SYNC FIFO MEM 2048X9 64-TQFP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74ACT7807 2048×9

CLOCKED FIRST-IN, FIRST-OUT MEMORY SCAS200D – JANUARY 1991 – REVISED APRIL 1998

functional block diagram







Datasheet of SN74ACT7807-40PAG - IC SYNC FIFO MEM 2048X9 64-TQFP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

> SN74ACT7807 2048×9

CLOCKED FIRST-IN, FIRST-OUT MEMORY SCAS200D – JANUARY 1991 – REVISED APRIL 1998

Terminal Functions

TERMINAL NAME	I/O	DESCRIPTION
AF/AE	0	Almost-full/almost-empty flag. Depth offset values can be programmed for AF/AE or the default value of 256 can be used for both the almost-empty offset (X) and the almost-full offset (Y). AF/AE is high when memory contains X or fewer words or (2048 – Y) or more words. AF/AE is high after reset.
D0-D8	I	Nine-bit data input port
HF	0	Half-full flag. HF is high when the FIFO memory contains 1024 or more words. HF is low after reset.
IR	0	Input-ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is low during reset and goes high on the second low-to-high transition of WRTCLK after reset.
OE	I	Output enable. When OE, RDEN1, RDEN2 and OR are high, data is read from the FIFO on a low-to-high transition of RDCLK. When OE is low, reads are disabled and the data outputs are in the high-impedance state.
OR	0	Output-ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on Q0–Q17 when OR is high. OR is low during reset and goes high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory.
PEN	Ι	Program enable. After reset and before the <u>first</u> word is written to the FIFO, the binary value on D0–D8 and DP9 is latched as an AF/AE offset value when <u>PEN</u> is low and WRTCLK is high.
Q0-Q8	0	Nine-bit data output port. After the first valid write to empty memory, the first word is output on Q0–Q8 on the third rising edge of RDCLK. OR also is asserted high at this time to indicate ready data. When OR is low, the last word read from the FIFO is present on Q0–Q8.
RDCLK	I	Read clock. RDCLK is a continuous clock and can be asynchronous or coincident to WRTCLK. A low-to-high transition of RDCLK reads data from memory when RDEN1, RDEN2, OE, and OR are high. OR is synchronous to the low-to-high transition of RDCLK.
RDEN1 RDEN2	Ţ	Read enables. When RDEN1, RDEN2, OE, and OR are high, data is read from the FIFO on the low-to-high transition of RDCLK.
RESET	I	Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLK must occur while RESET is low. This sets HF, IR, and OR low and AF/AE high.
WRTCLK	I	Write clock. WRTCLK is a continuous clock and can be asynchronous or coincident to RDCLK. A low-to-high transition of WRTCLK writes data to memory when WRTEN1/DP9, WRTEN2, and IR are high. IR is synchronous to the low-to-high transition of WRTCLK.
WRTEN1/DP9	I	Write enable/data pin 9. When WRTEN1/DP9, WRTEN2, and IR are high, data is written to the FIFO on a low-to-high transition of WRTCLK. When programming an AF/AE offset value, WRTEN1/DP9 is used as the most-significant data bit.
WRTEN2	I	Write enable. When WRTEN1/DP9, WRTEN2, and IR are high, data is written to the FIFO on a low-to-high transition of WRTCLK.





Datasheet of SN74ACT7807-40PAG - IC SYNC FIFO MEM 2048X9 64-TQFP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74ACT7807 2048 × 9

CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS200D - JANUARY 1991 - RÉVISED APRIL 1998

offset values for AF/AE

The AF/AE flag has two programmable limits: the almost-empty offset value (X) and the almost-full offset value (Y). They can be programmed after the FIFO is reset and before the first word is written to memory. If the offsets are not programmed, the default values of X = Y = 256 are used. The AF/AE flag is high when the FIFO contains X or fewer words or (2048 - Y) or more words.

Program enable (\overline{PEN}) should be held high throughout the reset cycle. \overline{PEN} can be brought low only when IR is high and WRTCLK is low. On the following low-to-high transition of WRTCLK, the binary value on D0–D8 and WRTEN1/DP9 is stored as the almost-empty offset value (X) and the almost-full offset value (Y). Holding \overline{PEN} low for another low-to-high transition of WRTCLK reprograms Y to the binary value on D0–D8 and WRTEN1/DP9 at the time of the second WRTCLK low-to-high transition. While the offsets are programmed, data is not written to the FIFO memory, regardless of the state of the write enables (WRTEN1/DP9, WRTEN2). A maximum value of 1023 can be programmed for either X or Y (see Figure 1). To use the default values of X = Y = 256, \overline{PEN} must be held high.




Figure 1. Programming X and Y Separately



Datasheet of SN74ACT7807-40PAG - IC SYNC FIFO MEM 2048X9 64-TQFP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74ACT7807 2048 × 9

CLOCKED FIRST-IN, FIRST-OUT MEMORY SCAS200D – JANUARY 1991 – REVISED APRIL 1998

RESET PEN 0 WRTCLK WRTEN1/DP9 Don't Care WRTEN2 Don't Care Don't Care **RDCLK** Don't Care Dôn't Care OE Q0-Q8 Invalid Don't Care Don't Care AF/AE 🛇 Don't Care Don't Care

Figure 2. Reset Cycle

Define the AF/AE Flag Using the Default Value of X = Y = 256



Datasheet of SN74ACT7807-40PAG - IC SYNC FIFO MEM 2048X9 64-TQFP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74ACT7807 2048×9

CLOCKED FIRST-IN, FIRST-OUT MEMORY SCAS200D – JANUARY 1991 – REVISED APRIL 1998




Figure 3. Write Cycle



Datasheet of SN74ACT7807-40PAG - IC SYNC FIFO MEM 2048X9 64-TQFP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

> SN74ACT7807 2048×9

CLOCKED FIRST-IN, FIRST-OUT MEMORY SCAS200D – JANUARY 1991 – REVISED APRIL 1998




Figure 4. Read Cycle





Datasheet of SN74ACT7807-40PAG - IC SYNC FIFO MEM 2048X9 64-TQFP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74ACT7807 2048 × 9

CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS200D - JANUARY 1991 - RÉVISED APRIL 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		
Input voltage range, V _I		–0.5 V to 7 V
Voltage range applied to a disabled 3-state out	put	–0.5 V to 5.5 V
Package thermal impedance, θ _{JA} (see Note 1):	: FN package	46°C/W
	PAG package	58°C/W
	PM package	67°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			'ACT78	307-15	'ACT78	307-20	'ACT78	307-25	'ACT78	807-40	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vcc	V _{CC} Supply voltage				4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage				2		2		2		V
VIL	Low-level input voltage			0.8		0.8		0.8		0.8	V
ЮН	High-level output current	Q outputs, flags		-8		-8		-8		-8	mA
la.	Law level autout aurrent	Q outputs		16		16		16		16	A
lOL	Low-level output current	Flags		8		8		8		8	mA
TA	Operating free-air temperature			70	0	70	0	70	0	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P/	ARAMETER		TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
Vон		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4			V
VOL	Flags	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 8 \text{ mA}$			0.5	V
VOL	Q outputs	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 16 \text{ mA}$			0.5	٧
II		$V_{CC} = 5.5 \text{ V},$	VI = VCC or 0			±5	μΑ
loz		$V_{CC} = 5.5 \text{ V},$	VO = VCC or 0			±5	μΑ
ICC		$V_{CC} = 5.5 \text{ V},$	$V_{I} = V_{CC} - 0.2 \text{ V or } 0$			400	μΑ
8 8	WRTEN1/DP9	V-0 - 5 5 V	One input at 3.4 V. Other inputs at V _{CC} or GND			2	mA
ΔICC§	Other inputs	$V_{CC} = 5.5 \text{ V},$	One input at 3.4 V, Other inputs at V _{CC} or GND			1	IIIA
Ci		V _I = 0,	f = 1 MHz		4		pF
Co		$V_{O} = 0$,	f = 1 MHz		8		pF

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

[§] This is the supply current for each input that is at one of the specified TTL voltage levels rather 0 V or VCC.



Datasheet of SN74ACT7807-40PAG - IC SYNC FIFO MEM 2048X9 64-TQFP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

> **SN74ACT7807** 2048×9

CLOCKED FIRST-IN, FIRST-OUT MEMORY SCAS200D – JANUARY 1991 – REVISED APRIL 1998

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 5)

			'ACT78	307-15	'ACT78	307-20	'ACT78	307-25	'ACT78	07-40	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII	
fclock	Clock frequency			67		50		40		25	MHz	
		WRTCLK high or low	6		8		9		13			
t _W	Pulse duration	RDCLK high or low	6		8		9		13		ns	
		PEN low	6		9		9		13			
		D0-D8 before WRTCLK↑	4		5		5		5			
		WRTEN1, WRTEN2 before WRTCLK↑	4		5		5		5			
t _{su}	Setup time	OE, RDEN1, RDEN2 before RDCLK↑	5		6		6		6.5		ns	
		Reset: RESET low before first WRTCLK↑ and RDCLK↑†	7		8		8		8			
		PEN before WRTCLK↑	4		5		5		5			
		D0-D8 after WRTCLK↑	0		0		0		0			
		WRTEN1, WRTEN2 after WRTCLK↑	0		0		0		0			
t _h	Hold time	OE, RDEN1, RDEN2 after RDCLK↑	0		0		0		0		ns	
		Reset: RESET low after fourth WRTCLK↑ and RDCLK↑†	5		5		5		5			
		PEN high after WRTCLK↓	0		0		0		0			
		PEN low after WRTCLK↑	3		3		3		3			

[†] To permit the clock pulse to be utilized for reset purposes

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 5)

DADAMETED	FROM	то	'A	CT7807-	15	'ACT78	307-20	'ACT78	307-25	'ACT78	807-40	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP‡	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f _{max}	WRTCLK or RDCLK		67			50		40		25		MHz
t _{pd}	RDCLK↑	Any Q	3	9	12	3	13	3	18	3	25	ns
t _{pd} §	RDCLK↑	Any Q		8								ns
	WRTCLK↑	IR	1		9	1	12	1	14	1	16	
	RDCLK↑	OR	1		9	2	12	2	14	2	16	
^t pd	WRTCLK↑	AF/AE	2		16	2	20	2	25	2	30	ns
	RDCLK↑	AF/AE	2		17	2	20	2	25	2	30	
^t PLH	WRTCLK↑	HF	2		19	2	21	2	23	2	25	ns
^t PHL	RDCLK↑	HF	2		16	2	18	2	20	2	22	ns
^t PLH	RESET low	AF/AE	1		12	1	18	1	22	1	24	ns
^t PHL	RESET low	HF	2		12	2	18	2	22	2	24	ns
^t en	OE	Any Q	2		10	2	13	2	15	2	18	ns
^t dis	OE	Any Q	1		11	1	13	1	15	1	18	ns

 $[\]ddagger$ All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] This parameter is measured with $C_L = 30 \text{ pF}$ (see Figure 6).



Datasheet of SN74ACT7807-40PAG - IC SYNC FIFO MEM 2048X9 64-TQFP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74ACT7807 2048 × 9


CLOCKED FIRST-IN, FIRST-OUT MEMORY


SCAS200D - JANUARY 1991 - REVISED APRIL 1998


operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

		PARAMETER		TEST CO	NDITIONS	TYP	UNIT
Γ	C _{pd}	Power dissipation capacitance per FIFO channel	Outputs enabled	$C_L = 50 \text{ pF},$	f = 5 MHz	91	pF


PARAMETER MEASUREMENT INFORMATION








PARAMETER S1 ^tPZH Open ten tpzL Closed Open **tPHZ** tdis Closed t_{PLZ} Open ^tPLH tpd tPHL Open





NOTE A: C_L includes probe and jig capacitance.


Figure 5. Load Circuit and Voltage Waveforms



SN74ACT7807 2048×9

CLOCKED FIRST-IN, FIRST-OUT MEMORY SCAS200D – JANUARY 1991 – REVISED APRIL 1998

TYPICAL CHARACTERISTICS






Figure 6

Figure 7




Figure 8. SN74ACT7807 Idle I $_{CC}$ With WRTCLK Switching, Other Inputs at 0 or V $_{CC}$ – 0.2 V and Outputs Disconnected



Datasheet of SN74ACT7807-40PAG - IC SYNC FIFO MEM 2048X9 64-TQFP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74ACT7807 2048×9

CLOCKED FIRST-IN, FIRST-OUT MEMORY SCAS200D – JANUARY 1991 – REVISED APRIL 1998

APPLICATION INFORMATION




Figure 9. Word-Depth Expansion: 4096×9 Bits




Figure 10. Word-Width Expansion: 2048 × 18 Bits





Datasheet of SN74ACT7807-40PAG - IC SYNC FIFO MEM 2048X9 64-TQFP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

17-Dec-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74ACT7807-15PM	OBSOLETE	LQFP	PM	64		TBD	Call TI	Call TI	0 to 70		
SN74ACT7807-20FN	ACTIVE	PLCC	FN	44	26	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 70	SN74 ACT7807-20FN	Samples
SN74ACT7807-20PM	OBSOLETE	LQFP	PM	64		TBD	Call TI	Call TI	0 to 70		
SN74ACT7807-25PM	OBSOLETE	LQFP	PM	64		TBD	Call TI	Call TI	0 to 70		
SN74ACT7807-40PM	OBSOLETE	LQFP	PM	64		TBD	Call TI	Call TI	0 to 70		

(1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based dilip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (ROHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(6) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish

Addendum-Page 1



Datasheet of SN74ACT7807-40PAG - IC SYNC FIFO MEM 2048X9 64-TQFP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

www.ti.com 17-Dec-2015

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information that may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 2			




MECHANICAL DATA

MPLC004A - OCTOBER 1994

FN (S-PQCC-J**)

20 PIN SHOWN

PLASTIC J-LEADED CHIP CARRIER



NO. OF	D/	'E	D1	/E1	D2/E2			
PINS **	MIN	MAX	MIN	MAX	MIN	MAX		
20	0.385 (9,78)	0.395 (10,03)	0.350 (8,89)	0.356 (9,04)	0.141 (3,58)	0.169 (4,29)		
28	0.485 (12,32)	0.495 (12,57)	0.450 (11,43)	0.456 (11,58)	0.191 (4,85)	0.219 (5,56)		
44	0.685 (17,40)	0.695 (17,65)	0.650 (16,51)	0.656 (16,66)	0.291 (7,39)	0.319 (8,10)		
52	0.785 (19,94)	0.795 (20,19)	0.750 (19,05)	0.756 (19,20)	0.341 (8,66)	0.369 (9,37)		
68	0.985 (25,02)	0.995 (25,27)	0.950 (24,13)	0.958 (24,33)	0.441 (11,20)	0.469 (11,91)		
84	1.185 (30,10)	1.195 (30,35)	1.150 (29,21)	1.158 (29,41)	0.541 (13,74)	0.569 (14,45)		

4040005/B 03/95

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-018






MECHANICAL DATA

MTQF008A – JANUARY 1995 – REVISED DECEMBER 1996

PM (S-PQFP-G64)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026
- D. May also be thermally enhanced plastic with leads connected to the die pads.





Distributor of Texas Instruments: Excellent Integrated System LimitedDatasheet of SN74ACT7807-40PAG - IC SYNC FIFO MEM 2048X9 64-TQFP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals **Data Converters** dataconverter.ti.com www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical

Power Mgmt Space, Avionics and Defense www.ti.com/space-avionics-defense

Security

www.ti.com/security

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

Products

Logic

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

logic.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated