

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments SN74ALVCH16821DGGR

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>



NSTRUMENTS www.ti.com

SN74ALVCH16821 3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES037F-JULY 1995-REVISED SEPTEMBER 2004

FEATURES

- Member of the Texas Instruments Widebus™ Family
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22

 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

DESCRIPTION/ORDERING INFORMATION

This 20-bit bus-interface flip-flop is designed for 1.65-V to 3.6-V $\rm V_{CC}$ operation.

The SN74ALVCH16821 can be used as two 10-bit flip-flops or one 20-bit flip-flop. The 20 flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.

A buffered output-enable (\overline{OE}) input can be used to place the ten outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

 \overline{OE} does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

| | OL PACKAGE ? VIEW) |
|--|--|
| (TOF 1 OE [1 1 Q1 [2 1 Q2 [3 GND [4 1 Q3 [5 1 Q4 [6 V _{CC} [7 1 Q5 [8 1 Q6 [9 1 Q7 [10 GND [11 1 Q8 [12 1 Q9 [13 1 Q10 [14 2 Q1 [15 | 56 1CLK 55 1D1 54 1D2 53 GND 52 1D3 51 1D4 50 Vcc 49 1D5 48 1D6 47 1D7 46 GND 45 1D8 44 1D9 43 1D10 42 2D1 |
| 2Q2 [16 2Q3 [17 GND [18 2Q4 [19 2Q5 [20 2Q6 [21 V _{CC} [22 2Q7 [23 2Q8 [24 GND [25 2Q9 [26 2Q10 [27 2 0E [28 | 41 2D2 40 2D3 39 GND 38 2D4 37 2D5 36 2D6 35 V _{CC} 34 2D7 33 2D8 32 GND 31 2D9 30 2D10 29 2CLK |

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

ORDERING INFORMATION

| T _A | PACK | AGE ⁽¹⁾ | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|-------------|--------------------|-----------------------|------------------|
| | SSOP - DL | Tube | SN74ALVCH16821DL | ALVCH16821 |
| -40°C to 85°C | 550P - DL | Tape and reel | SN74ALVCH16821DLR | |
| | TSSOP - DGG | Tape and reel | SN74ALVCH16821DGGR | ALVCH16821 |

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.




SN74ALVCH16821 3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES037F-JULY 1995-REVISED SEPTEMBER 2004




FUNCTION TABLE (each 10-bit flip-flop)

| • | | | • • • • |
|----|------------|---|----------------|
| | INPUTS | | OUTPUT |
| OE | CLK | Q | |
| L | \uparrow | Н | Н |
| L | \uparrow | L | L |
| L | H or L | Х | Q ₀ |
| Н | Х | Х | Z |



To Nine Other Channels



To Nine Other Channels





SN74ALVCH16821 3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES037F-JULY 1995-REVISED SEPTEMBER 2004

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT |
|------------------|---|--------------------|------|-----------------------|-------|
| V _{CC} | Supply voltage range | | -0.5 | 4.6 | V |
| VI | Input voltage range ⁽²⁾ | | -0.5 | 4.6 | V |
| Vo | Output voltage range ⁽²⁾⁽³⁾ | | -0.5 | V _{CC} + 0.5 | V |
| I _{IK} | Input clamp current | V ₁ < 0 | | -50 | mA |
| I _{OK} | Output clamp current | | -50 | mA | |
| I _O | Continuous output current | | | ±50 | mA |
| | Continuous current through each V_{CC} or GNE |) | | ±100 | mA |
| 0 | Package thermal impedance (4) | DGG package | | 48 | °C/W |
| θ_{JA} | Package thermal impedance ⁽⁴⁾ DL package | | | 56 | -0/00 |
| T _{stg} | Storage temperature range | -65 | 150 | °C | |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

This value is limited to 4.6 V maximum. (3) (4)

The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

| | | | MIN | MAX | UNIT |
|---------------------|------------------------------------|------------------------------------|----------------------|----------------------|------|
| V _{CC} | Supply voltage | | 1.65 | 3.6 | V |
| | | V _{CC} = 1.65 V to 1.95 V | $0.65 \times V_{CC}$ | | |
| VIH | High-level input voltage | V_{CC} = 2.3 V to 2.7 V | 1.7 | | V |
| | | $V_{CC} = 2.7 V \text{ to } 3.6 V$ | 2 | | |
| | | V _{CC} = 1.65 V to 1.95 V | (| $0.35 \times V_{CC}$ | |
| V _{IL} | Low-level input voltage | V_{CC} = 2.3 V to 2.7 V | | 0.7 | V |
| | | $V_{CC} = 2.7 V \text{ to } 3.6 V$ | | 0.8 | |
| VI | Input voltage | | 0 | V _{CC} | V |
| Vo | Output voltage | | 0 | V _{CC} | V |
| | | V _{CC} = 1.65 V | | -4 | |
| | | $V_{CC} = 2.3 \text{ V}$ | | -12 | A |
| I _{ОН} | High-level output current | $V_{CC} = 2.7 V$ | | -12 | mA |
| | | $V_{CC} = 3 V$ | | -24 | |
| | | V _{CC} = 1.65 V | | 4 | |
| | | V _{CC} = 2.3 V | | 12 | A |
| I _{OL} | Low-level output current | $V_{CC} = 2.7 V$ | | 12 | mA |
| | | $V_{CC} = 3 V$ | | 24 | |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | | | 10 | ns/V |
| T _A | Operating free-air temperature | | -40 | 85 | °C |

All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, (1)Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74ALVCH16821 3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS



SCES037F-JULY 1995-REVISED SEPTEMBER 2004

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

| PAR | RAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP ⁽¹⁾ | MAX | UNIT | | |
|-----------------|----------------|--|-----------------|-----------------------|--------------------|------|------|--|--|
| | | I _{OH} = -100 μA | 1.65 V to 3.6 V | V _{CC} - 0.2 | | | | | |
| | | I _{OH} = -4 mA | 1.65 V | 1.2 | | | | | |
| | | I _{OH} = -6 mA | 2.3 V | 2 | | | | | |
| V _{он} | | | 2.3 V | 1.7 | | | V | | |
| | | I _{OH} = -12 mA | 2.7 V | 2.2 | | | | | |
| | | | 3 V | 2.4 | | | | | |
| | | I _{OH} = -24 mA | 3 V | 2 | | | | | |
| | | I _{OL} = 100 μA | 1.65 V to 3.6 V | | | 0.2 | | | |
| | | I _{OL} = 4 mA | 1.65 V | | | 0.45 | | | |
| , | | I _{OL} = 6 mA | 2.3 V | | | 0.4 | | | |
| V _{OL} | | | 2.3 V | | | 0.7 | V | | |
| | | $I_{OL} = 12 \text{ mA}$ | 2.7 V | | | 0.4 | | | |
| | | I _{OL} = 24 mA | 3 V | | | 0.55 | | | |
| I | | $V_{I} = V_{CC} \text{ or } GND$ | 3.6 V | | | ±5 | μA | | |
| | | V ₁ = 0.58 V | 1.65 V | 25 | | | | | |
| | | V ₁ = 1.07 V | 1.65 V | -25 | | | | | |
| | | V ₁ = 0.7 V | 2.3 V | 45 | | | | | |
| l(hold) | | V _I = 1.7 V | 2.3 V | -45 | | | μA | | |
| | | V ₁ = 0.8 V | 3 V | 75 | | | | | |
| | | V ₁ = 2 V | 3 V | -75 | | | | | |
| | | $V_{\rm I} = 0$ to 3.6 V ⁽²⁾ | 3.6 V | | | ±500 | | | |
| oz | | $V_{O} = V_{CC} \text{ or } GND$ | 3.6 V | | | ±10 | μA | | |
| сс | | $V_{I} = V_{CC}$ or GND, $I_{O} = 0$ | 3.6 V | | | 40 | μA | | |
| ۲ ^{CC} | | One input at V_{CC} - 0.6 V, Other inputs at V_{CC} or GND | 3 V to 3.6 V | | | 750 | μA | | |
| | Control inputs | V V TO OND | 2.2.1/ | | 3.5 | | - 5 | | |
| C _i | Data Inputs | $V_1 = V_{CC}$ or GND | 3.3 V | | 6 | | pF | | |
| Co | Outputs | $V_0 = V_{CC}$ or GND | 3.3 V | | 7 | | pF | | |
| | | | | | | | | | |

(1) All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}C$.

(2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| | | V _{CC} = 1.8 V | | V_{CC} = 2.5 V ± 0.2 V | | V _{CC} = 2.7 V | | V_{CC} = 3.3 V ± 0.3 V | | UNIT |
|--------------------|--|-------------------------|-----|-----------------------------|-----|-------------------------|-----|-----------------------------|-----|------|
| | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| f _{clock} | Clock frequency | | (1) | | 150 | | 150 | | 150 | MHz |
| t _w | Pulse duration, CLK high or low | (1) | | 3.3 | | 3.3 | | 3.3 | | ns |
| t _{su} | Setup time, data before CLK [↑] | (1) | | 4.4 | | 3.9 | | 3.4 | | ns |
| t _h | Hold time, data after CLK [↑] | (1) | | 0 | | 0 | | 0 | | ns |

(1) This information was not available at the time of publication.





SN74ALVCH16821 3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES037F-JULY 1995-REVISED SEPTEMBER 2004

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO | V _{CC} = 1.8 V | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 2.7 V | | V _{CC} = 3.3 V ± 0.3 V | | UNIT |
|------------------|-----------------|----------|-------------------------|-----|------------------------------------|-----|-------------------------|-----|------------------------------------|-----|------|
| | (INPOT) | (OUTPUT) | MIN | TYP | MIN | MAX | MIN | MAX | MIN | MAX | |
| f _{max} | | | (1) | | 150 | | 150 | | 150 | | MHz |
| t _{pd} | CLK | Q | | (1) | 1 | 5.8 | | 5.3 | 1 | 4.5 | ns |
| t _{en} | OE | Q | | (1) | 1 | 6.6 | | 6.2 | 1 | 5.1 | ns |
| t _{dis} | OE | Q | | (1) | 1 | 5.7 | | 5 | 1 | 4.6 | ns |

(1) This information was not available at the time of publication.

OPERATING CHARACTERISTICS

T_A = 25°C

| | PARAME | FER | TEST CONDITIONS | V _{CC} = 1.8 V TYP | V _{CC} = 2.5 V TYP | V _{CC} = 3.3 V TYP | UNIT | |
|-----------------------------|-------------------|------------------|------------------------------------|--------------------------------|--------------------------------|--------------------------------|------|--|
| ~ | Power dissipation | Outputs enabled | | (1) | 36 | 40 | pF | |
| C _{pd} capacitance | | Outputs disabled | C _L = 50 pF, f = 10 MHz | (1) | 22 | 24 | рг | |


(1) This information was not available at the time of publication.



SN74ALVCH16821 3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS




SCES037F-JULY 1995-REVISED SEPTEMBER 2004



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z₀ = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.







PACKAGE OPTION ADDENDUM

27-Sep-2007

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|--------------------|-----------------------|-----------------|--------------------|------|----------------|----------------------------|------------------|------------------------------|
| 74ALVCH16821DGGRE4 | ACTIVE | TSSOP | DGG | 56 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| 74ALVCH16821DGGRG4 | ACTIVE | TSSOP | DGG | 56 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| 74ALVCH16821DLG4 | ACTIVE | SSOP | DL | 56 | 20 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| 74ALVCH16821DLRG4 | ACTIVE | SSOP | DL | 56 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALVCH16821DGGR | ACTIVE | TSSOP | DGG | 56 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALVCH16821DL | ACTIVE | SSOP | DL | 56 | 20 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALVCH16821DLR | ACTIVE | SSOP | DL | 56 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.







*All dimensions are nominal

PACKAGE MATERIALS INFORMATION


11-Mar-2008

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




| Device | • | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------------|-------|--------------------|----|------|--------------------------|--------------------------|---------|---------|---------|------------|-----------|------------------|
| SN74ALVCH16821DGGR | TSSOP | DGG | 56 | 2000 | 330.0 | 24.4 | 8.6 | 15.6 | 1.8 | 12.0 | 24.0 | Q1 |
| SN74ALVCH16821DLR | SSOP | DL | 56 | 1000 | 330.0 | 32.4 | 11.35 | 18.67 | 3.1 | 16.0 | 32.0 | Q1 |





PACKAGE MATERIALS INFORMATION

11-Mar-2008



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74ALVCH16821DGGR | TSSOP | DGG | 56 | 2000 | 346.0 | 346.0 | 41.0 |
| SN74ALVCH16821DLR | SSOP | DL | 56 | 1000 | 346.0 | 346.0 | 49.0 |




MECHANICAL DATA

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

DL (R-PDSO-G**) 48 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118






MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153





IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|-----------------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Clocks and Timers | www.ti.com/clocks | Digital Control | www.ti.com/digitalcontrol |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| RFID | www.ti-rfid.com | Telephony | www.ti.com/telephony |
| RF/IF and ZigBee® Solutions | www.ti.com/lprf | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated