

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments SN74LVCR162245DGGR

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>



## RUMENTS www.ti.com

#### SN74LVCR162245 **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES047E-AUGUST 1995-REVISED MARCH 2005

FEATURES		DL PACKAGE
<ul> <li>Member of the Texas Instruments Widebus™</li> </ul>		P VIEW)
Family		
Operates From 2.7 V to 3.6 V	1DIR [] 1	48 ] 1 <u>0</u> E
Inputs Accept Voltages to 5.5 V	1B1 [] 2	47 <b>1</b> 1A1
<ul> <li>Max t<sub>pd</sub> of 8.5 ns at 3.3 V</li> </ul>	1B2 [] 3	46 ] 1A2
F -	GND 4	45 GND
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce) &lt; 0.8 V</li> <li>at V = 2.2 V T = 25°C</li> </ul>	1B3 [] 5	
at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$	1B4 [] 6	P
<ul> <li>Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) &gt; 2 V at</li> </ul>		
V <sub>CC</sub> = 3.3 V, T <sub>A</sub> = 25°C	1B5 🛛 8	
<ul> <li>Bus Hold on Data Inputs Eliminates the Need</li> </ul>	1B6 🛛 9	E
for External Pullup/Pulldown Resistors	GND 10	
<ul> <li>All Outputs Have Equivalent 26-Ω Series</li> </ul>	1B7 [] 11	
Resistors, So No External Resistors Are	1B8 [] 12	P
Required	2B1 [] 13	P
Latch-Up Performance Exceeds 250 mA Per	2B2 [] 14	P
JEDEC Standard JESD-17	GND [] 15	P
ESD Protection Exceeds JESD 22	2B3 [] 16	
	2B4 [] 17	P
– 2000-V Human-Body Model (A114-A)	V <sub>CC</sub> [ 18	
– 200-V Machine Model (A115-A)	2B5 [] 19	
	2B6 [] 20	E .
DESCRIPTION/ORDERING INFORMATION	GND 21	
This 16-bit (dual-octal) noninverting bus transceiver is	2B7 [] 22	P
designed for 2.7-V to 3.6-V V <sub>CC</sub> operation.	2B8 23	P
The SN74LVCD162245 is designed for equipabraneuro	2DIR [] 24	25 ] 2 <u>0E</u>

The SN74LVCR162245 is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so that the buses effectively are isolated.

All outputs, which are designed to sink up to 12 mA, include 26- $\Omega$  resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended. The bus-hold circuitry is part of the input circuit and is not disabled by  $\overline{OE}$  or DIR.

T <sub>A</sub>	PACKAG	E <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	SSOP – DL	Tube	SN74LVCR162245DL	1.1/00460045		
	550P - DL	Tape and reel	SN74LVCR162245DLR	LVCR162245		
–40°C to 85°C	TSSOP – DGG	Tape and reel	SN74LVCR162245DGGR	LVCR162245		
	VFBGA – GQL	Topo and real	SN74LVCR162245KR			
	VFBGA – ZQL (Pb-free)	Tape and reel	74LVCR162245ZQLR	LEP245		

#### **ORDERING INFORMATION**

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.



INSTRUMENTS

www.ti.com


16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES047E-AUGUST 1995-REVISED MARCH 2005

### DESCRIPTION/ORDERING INFORMATION (CONTINUED)

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### GQL OR ZQL PACKAGE (TOP VIEW)



#### **TERMINAL ASSIGNMENTS(1)**

	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1 <del>0E</del>
В	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	V <sub>CC</sub> V <sub>CC</sub>		1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
Е	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
н	2B5	2B6	V <sub>CC</sub>	V <sub>CC</sub>	2A6	2A5
J	2B7	2B8	GND GND		2A8	2A7
к	2DIR	NC	NC	NC	NC	2 <mark>0E</mark>

(1) NC - No internal connection

#### FUNCTION TABLE (EACH 8-BIT SECTION)


INF	PUTS	OPERATION				
OE	DIR	OPERATION				
L	L	B data to A bus				
L	Н	A data to B bus				
н	Х	Isolation				






#### SN74LVCR162245 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES047E-AUGUST 1995-REVISED MARCH 2005



### LOGIC DIAGRAM (POSITIVE LOGIC)





Pin numbers shown are for the DGG and DL packages.



## SN74LVCR162245 **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES047E-AUGUST 1995-REVISED MARCH 2005



Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V
		Except I/O ports <sup>(2)</sup>	-0.5	V <sub>CC</sub> + 4.6	N/
VI	Input voltage range	I/O ports <sup>(2)(3)</sup>		V <sub>CC</sub> + 0.5	V
Vo	Output voltage range <sup>(2)(3)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	$V_{O} < 0 \text{ or } V_{O} > V_{CC}$		±50	mA
I <sub>O</sub>	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±50	mA
	Continuous current through $V_{CC}$ or G	ND		±100	mA
		DGG package		70	
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DL package		63	°C/W
		GQL/ZQL package		42	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings (1) only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(2)

(3) (4) This value is limited to 4.6 V maximum.

The package thermal impedance is calculated in accordance with JESD 51-7.

#### **Recommended Operating Conditions**<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	2.7	3.6	V
VIH	High-level input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V
$V_{IL}$	Low-level input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	1	0.8	V
VI	Input voltage	0	$V_{CC}$	V
Vo	Output voltage	0	$V_{CC}$	V
	High-level output current		-8	mA
ЮН	$V_{\rm CC} = 3 \text{ V}$		-12	ША
	Low-level output current		8	mA
IOL	$V_{CC} = 3 V$		12	ШA
$\Delta t / \Delta V$	Input transition rise or fall rate		10	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

All unused inputs of the device must be held at the associated V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004. (1)





#### SN74LVCR162245 **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES047E-AUGUST 1995-REVISED MARCH 2005

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PAR	RAMETER	TEST CO	NDITIONS	V <sub>CC</sub> <sup>(1)</sup>	MIN	TYP <sup>(2)</sup>	MAX	UNIT
		I <sub>OH</sub> = −100 μA		MIN to MAX	V <sub>CC</sub> – 0.2			
		I <sub>OH</sub> = -4 mA,	V <sub>IH</sub> = 2 V	271	2.2			
V <sub>OH</sub>		I <sub>OH</sub> = -8 mA,	V <sub>IH</sub> = 2 V	2.7 V	2			V
		I <sub>OH</sub> = -6 mA,	V <sub>IH</sub> = 2 V	3 V	2.4			
		I <sub>OH</sub> = -12 mA,	$V_{IH} = 2 V$	3 V	2			
		I <sub>OL</sub> = 100 μA		MIN to MAX			0.2	
		$I_{OL} = 4 \text{ mA},$	V <sub>IL</sub> = 0.8 V	2.7 V			0.4	
V <sub>OL</sub>	V <sub>OL</sub>	I <sub>OL</sub> = 8 mA,	V <sub>IL</sub> = 0.8 V	2.7 V			0.6	V
	I <sub>OL</sub> = 6 mA,	V <sub>IL</sub> = 0.8 V	3 V			0.55		
	I <sub>OL</sub> = 12 mA,	V <sub>IL</sub> = 0.8 V	3 V			0.8		
I <sub>I</sub>		$V_{I} = V_{CC}$ or GND		3.6 V			±5	μA
		V <sub>I</sub> = 0.8 V		3 V	75	75		
I <sub>I(hold)</sub>		V <sub>1</sub> = 2 V		5 v	-75			μA
		$V_{I} = 0$ to 3.6 V		3.6 V			±500	μA
$I_{OZ}^{(3)}$		$V_{O} = 0 V \text{ or } (V_{CC} \text{ to } 5.5 V)$		3.6 V			±10	μA
		$V_{I} = V_{CC}$ or GND	1 0	261/			20	A
I <sub>CC</sub>		$3.6 \ V \le V_I \le 5.5 \ V^{(4)}$	I <sub>O</sub> = 0	3.6 V		20		μA
$\Delta I_{CC}$		One input at V <sub>CC</sub> – 0.6 V,	Other inputs at $V_{\mbox{\scriptsize CC}}$ or $\mbox{\scriptsize GND}$	2.7 V to 3.6 V			500	μA
C <sub>i</sub> Co	ontrol inputs	$V_{I} = V_{CC}$ or GND		3.3 V		2.5		pF
C <sub>io</sub> A	or B ports	$V_0 = V_{CC}$ or GND		3.3 V		3.5		pF

(1) For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

(2) (3)

All typical values are at  $V_{CC} = 3.3$  V,  $T_A = 25^{\circ}$ C. For the total leakage current in an I/O port, please consult the I<sub>I(hold)</sub> specification for the input voltage condition 0 V < V<sub>I</sub> < V<sub>CC</sub>, and the I<sub>OZ</sub> specification for the input voltage conditions V<sub>I</sub> = 0 V or V<sub>I</sub> = V<sub>CC</sub> to 5.5 V. The bus-hold current, at input voltage greater than V<sub>CC</sub>, is negligible.

(4) This applies in the disabled state only.

#### **Switching Characteristics**

over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.3	3.3 V 3 V	V <sub>CC</sub> = 2	UNIT	
	(INFOT)	(001F01)	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A or B	B or A	1.5	7.5	1.5	8.5	ns
t <sub>en</sub>	ŌĒ	A or B	1.5	9	1.5	10	ns
t <sub>dis</sub>	ŌĒ	A or B	1.5	7.5	1.5	8.5	ns

#### **Operating Characteristics**

 $V_{CC} = 3.3 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$ 


	PARAMETER	TEST CONDITIONS	TYP	UNIT	
<u> </u>	Power dissipation capacitance per transceiver	Outputs enabled		20	۶F
C <sub>pd</sub> Powe		Outputs disabled	C <sub>L</sub> = 50 pF, f = 10 MHz	2	рг



#### SN74LVCR162245 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS


SCES047E-AUGUST 1995-REVISED MARCH 2005





NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.





10-Jun-2014

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74LVCR162245DGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCR162245	Samples
74LVCR162245DLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCR162245	Samples
74LVCR162245ZQLR	ACTIVE	BGA MICROSTAR JUNIOR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	LEP245	Samples
SN74LVCR162245DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCR162245	Samples
SN74LVCR162245DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCR162245	Samples
SN74LVCR162245DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCR162245	Samples
SN74LVCR162245KR	OBSOLETE	BGA MICROSTAR JUNIOR	GQL	56		TBD	Call TI	Call TI	-40 to 85		

<sup>(1)</sup> The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs.

ILFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): Ti's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that the current of the two states are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS Exempt):

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Addendum-Page 1



10-Jun-2014

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 2




TEXAS INSTRUMENTS


## PACKAGE MATERIALS INFORMATION

10-Oct-2012


www.ti.com

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74LVCR162245ZQLR	BGA MI CROSTA R JUNI OR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.5	8.0	16.0	Q1
SN74LVCR162245DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1
SN74LVCR162245DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1




www.ti.com

**Distributor of Texas Instruments: Excellent Integrated System Limited** Datasheet of SN74LVCR162245DGGR - IC BUS TRANSCVR 16BIT 48TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



## PACKAGE MATERIALS INFORMATION

10-Oct-2012



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74LVCR162245ZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	333.2	345.9	28.6
SN74LVCR162245DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74LVCR162245DLR	SSOP	DL	48	1000	367.0	367.0	55.0



### **MECHANICAL DATA**

ZQL (R-PBGA-N56)

### PLASTIC BALL GRID ARRAY



All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. Α.

- Β. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is Pb-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).

MicroStar Junior is a trademark of Texas Instruments






## **MECHANICAL DATA**

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- Β. This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.






### **MECHANICAL DATA**

## GQL (R-PBGA-N56)

## PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.






## **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

## DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153





#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated