

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

<u>Texas Instruments</u> <u>SN74LVC16374DLR</u>

For any questions, you can email us directly: sales@integrated-circuit.com

Datasheet of SN74LVC16374DLR - IC D-TYPE POS TRG DUAL 48SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

TEXAS INSTRUMENTS

www.ti.com

SN74LVC16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS316B-NOVEMBER 1993-REVISED MARCH 2005

FEATURES

- Member of the Texas Instruments Widebus™ Family
- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce)
 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DESCRIPTION

This 16-bit edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V $V_{\rm CC}$ operation.

The SN74LVC16374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

DGG OR DL PACKAGE (TOP VIEW)

1 <u>0E</u> [1 U	48] 1CLK
1Q1 [2	47] 1D1
1Q2	3	46	1D2
GND [4	45	GND
1Q3	5	44	1D3
1Q4	6	43	D 1D4
v _{cc} [7	42	v_{cc}
1Q5	8	41	D5 1D5
1Q6	9	40	1D6
GND	10	39	GND
1Q7	11	38	D7
1Q8	12	37	1D8
2Q1	13	36	2D1
2Q2	14	35	2D2
GND [15	34	GND
2Q3	16	33	2D3
2Q4	17	32	2D4
V _{CC}	18	31	v_{cc}
2Q5 L	19	30	2D5
2Q6 L	20	29	2D6
GND L	21	28	GND
2Q7	22	27	2D7
2Q8	23	26	2D8
2 OE	24	25	2CLK
			,

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVC16374 is characterized for operation from -40°C to 85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC are trademarks of Texas Instruments.



Datasheet of SN74LVC16374DLR - IC D-TYPE POS TRG DUAL 48SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74LVC16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS




SCAS316B-NOVEMBER 1993-REVISED MARCH 2005

FUNCTION TABLE (EACH FLIP-FLOP)


	INPUTS		OUTPUT
ŌĒ	CLK	D	Q
L	1	Н	Н
L	1	L	L
L	H or L	Χ	Q_0
Н	X	Χ	Z

LOGIC SYMBOL(1)




(1) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

LOGIC DIAGRAM (POSITIVE LOGIC)



To Seven Other Channels



To Seven Other Channels



Datasheet of SN74LVC16374DLR - IC D-TYPE POS TRG DUAL 48SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



SN74LVC16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS316B-NOVEMBER 1993-REVISED MARCH 2005

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	4.6	V
VI	Input voltage range ⁽²⁾		-0.5	4.6	V
V_{O}	Output voltage range ⁽²⁾⁽³⁾		-0.5	$V_{CC} + 0.5$	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±50	mA
Io	Continuous output current	$V_O = 0$ to V_{CC}		±50	mA
	Continuous current through V _{CC} or GND			±100	mA
	Maximum navor dissipation at T = FE°C (in still air)(4)	DGG package		0.85	W
	waximum power dissipation at T _A = 55 C (in still all)(*)	imum power dissipation at $T_A = 55^{\circ}C$ (in still air) ⁽⁴⁾ DL package		1.2	۷V
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(3) This value is limited to 4.6 V maximum.

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V
V_{I}	Input voltage		0	V_{CC}	V
Vo	Output voltage		0	V _{CC}	V
1	High level output ourrent	V _{CC} = 2.7 V		-12	m Λ
I _{OH}	High-level output current	V _{CC} = 3 V		-24	mA
1	Lavidaval autout avenuet	V _{CC} = 2.7 V		12	A
I _{OL}	Low-level output current	V _{CC} = 3 V		24	mA
Δt/Δν	Input transition rise or fall rate		0	10	ns/V
T _A	Operating free-air temperature		-40	85	°C

⁽¹⁾ Unused control inputs must be held high or low to prevent them from floating.

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽⁴⁾ The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.



Datasheet of SN74LVC16374DLR - IC D-TYPE POS TRG DUAL 48SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74LVC16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP



SCAS316B-NOVEMBER 1993-REVISED MARCH 2005

Electrical Characteristics

WITH 3-STATE OUTPUTS

over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	V _{CC} ⁽¹⁾	MIN	TYP ⁽²⁾ MAX	UNIT
		$I_{OH} = -100 \mu A$	MIN to MAX	V _{CC} - 0.2		
V _{OH}		1 42 m	2.7 V	2.2		V
		$I_{OH} = -12 \text{ mA}$	3 V	2.4		V
		$I_{OH} = -24 \text{ mA}$	3 V	2		
		I _{OL} = 100 μA	MIN to MAX		0.2	
$I_{OL} = 2$		I _{OL} = 12 mA	2.7 V		0.4	V
		I _{OL} = 24 mA	3 V		0.55	
I _I		$V_I = V_{CC}$ or GND	3.6 V		±5	
		V _I = 0.8 V	2.1/	75		
I _{I(hold)}	Data inputs	V _I = 2 V	3 V	-75		μΑ
		V _I = 0 to 3.6 V	3.6 V		±500	
I _{OZ}	·	$V_O = V_{CC}$ or GND	3.6 V		±10	μΑ
I _{CC}		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		40	μΑ
ΔI_{CC}		One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND	3 V to 3.6 V		500	μΑ
C _i		$V_I = V_{CC}$ or GND	3.3 V		3.5	pF
Co		$V_O = V_{CC}$ or GND	3.3 V		7	pF

For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions. All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}C$.

Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)

			V _{CC} = 3 ± 0.3	3.3 V 3 V	V _{CC} = 1	UNIT	
						MAX	
f _{clock}	f _{clock} Clock frequency				0	80	MHz
t _w	Pulse duration, CLK high or low		4		4		ns
t _{su}	Setup time, data before CLK↑	High or low	2		3		ns
t _h	Hold time, data after CLK↑	High or low	1.5		1.5		ns

Switching Characteristics

over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	V _{CC} = ± 0.3		V _{CC} =	UNIT	
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	
f _{max}			100		80		MHz
t _{pd}	CLK	Q	1.5	7.5	1.5	8.5	ns
t _{en}	ŌĒ	Q	1.5	7.5	1.5	8.5	ns
t _{dis}	ŌĒ	Q	1.5	7	1.5	8	ns

Operating Characteristics

 $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$

	PARAMETER		TEST CONDITIONS	TYP	UNIT
_	Down discinstian constitues as at fin flan	Outputs enabled	C 50 x 5 40 MHz	22	F
C_{pd}	Power dissipation capacitance per flip-flop	Outputs disabled	$C_L = 50 \text{ pF, f} = 10 \text{ MHz}$	9	p⊦

Datasheet of SN74LVC16374DLR - IC D-TYPE POS TRG DUAL 48SSOP


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



SN74LVC16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS316B-NOVEMBER 1993-REVISED MARCH 2005

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the ouput is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 1. Load Circuit and Voltage Waveforms



Datasheet of SN74LVC16374DLR - IC D-TYPE POS TRG DUAL 48SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC16374DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC16374	Samples
SN74LVC16374DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC16374	Samples
SN74LVC16374DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC16374	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): Til defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

in homogeneous material)

(9) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

Addendum-Page 1



Datasheet of SN74LVC16374DLR - IC D-TYPE POS TRG DUAL 48SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

www.ti.com 10-Jun-2014

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Datasheet of SN74LVC16374DLR - IC D-TYPE POS TRG DUAL 48SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC16374DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1
SN74LVC16374DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

Datasheet of SN74LVC16374DLR - IC D-TYPE POS TRG DUAL 48SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC16374DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74LVC16374DLR	SSOP	DL	48	1000	367.0	367.0	55.0



MECHANICAL DATA

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





Datasheet of SN74LVC16374DLR - IC D-TYPE POS TRG DUAL 48SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153





Distributor of Texas Instruments: Excellent Integrated System LimitedDatasheet of SN74LVC16374DLR - IC D-TYPE POS TRG DUAL 48SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals www.ti.com/computers **Data Converters** dataconverter.ti.com **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial

Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security

Power Mgmt Space, Avionics and Defense <u>www.ti.com/space-avionics-defense</u>

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated