

## FDMA1430JP



Integrated P-Channel PowerTrench® MOSFET and BJT  
-30 V, -2.9 A, 90 mΩ

July 2014

®

## Features

- Max  $r_{DS(on)}$  = 90 mΩ at  $V_{GS} = -4.5$  V,  $I_D = -2.9$  A
- Max  $r_{DS(on)}$  = 130 mΩ at  $V_{GS} = -2.5$  V,  $I_D = -2.6$  A
- Max  $r_{DS(on)}$  = 170 mΩ at  $V_{GS} = -1.8$  V,  $I_D = -1.7$  A
- Max  $r_{DS(on)}$  = 240 mΩ at  $V_{GS} = -1.5$  V,  $I_D = -1$  A
- Low profile - 0.8 mm maximum - in the new package MicroFET 2x2
- HBM ESD protection level > 2 kV typical (Note 3)
- RoHS Compliant

Maximum Ratings  $T_A = 25$  °C unless otherwise noted

Symbol	Parameter	Ratings	Units
$V_{DS}$	Drain to Source Voltage	-30	V
$V_{GS}$	Gate to Source Voltage	$\pm 8$	V
$I_D$	Drain Current -Continuous $T_A = 25$ °C	-2.9	A
	-Pulsed	-12	
$V_{CBO}$	Collector-Base Voltage	50	V
$V_{CEO}$	Collector-Emitter Voltage	50	V
$V_{EBO}$	Emitter-Base Voltage	10	V
$I_C$	Collector Current	100	mA
$P_C$	Collector Power Dissipation	200	mW
$T_J$	Junction Temperature	150	°C
$P_D$	Power Dissipation $T_A = 25$ °C	1.5	W
	$T_A = 25$ °C	0.7	
$T_J, T_{STG}$	Operating and Storage Junction Temperature Range	-55 to +150	°C

## Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction to Ambient(MOSFET)	(Note 1a)	86	$^{\circ}\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient(MOSFET)	(Note 1b)	173	

## Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
143	FDMA1430JP	MicroFET 2x2	7"	8 mm	5000 units

**Electrical Characteristics**  $T_J = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
--------	-----------	-----------------	-----	-----	-----	-------

**Off Characteristics**

$\text{BV}_{\text{DSS}}$	Drain to Source Breakdown Voltage	$I_D = -250 \mu\text{A}, V_{GS} = 0 \text{ V}$	-30			V
$\frac{\Delta \text{BV}_{\text{DSS}}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu\text{A}$ , referenced to $25^\circ\text{C}$		-23		$\text{mV}/^\circ\text{C}$
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{DS} = -24 \text{ V}, V_{GS} = 0 \text{ V}$			-1	$\mu\text{A}$
$I_{\text{GSS}}$	Gate to Source Leakage Current	$V_{GS} = \pm 8 \text{ V}, V_{DS} = 0 \text{ V}$			$\pm 1$	$\mu\text{A}$

**On Characteristics**

$V_{GS(\text{th})}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = -250 \mu\text{A}$	-0.4	-0.6	-1	V
$\frac{\Delta V_{GS(\text{th})}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = -250 \mu\text{A}$ , referenced to $25^\circ\text{C}$		2.4		$\text{mV}/^\circ\text{C}$
$r_{DS(\text{on})}$	Static Drain to Source On Resistance	$V_{GS} = -4.5 \text{ V}, I_D = -2.9 \text{ A}$		67	90	$\text{m}\Omega$
		$V_{GS} = -2.5 \text{ V}, I_D = -2.6 \text{ A}$		81	130	
		$V_{GS} = -1.8 \text{ V}, I_D = -1.7 \text{ A}$		98	170	
		$V_{GS} = -1.5 \text{ V}, I_D = -1 \text{ A}$		114	240	
		$V_{GS} = -4.5 \text{ V}, I_D = -2.9 \text{ A}, T_J = 125^\circ\text{C}$		102	133	
$g_{FS}$	Forward Transconductance	$V_{DS} = -5 \text{ V}, I_D = -2.9 \text{ A}$		11		S

**Dynamic Characteristics**

$C_{iss}$	Input Capacitance	$V_{DS} = -15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		438	580	pF
$C_{oss}$	Output Capacitance			47	70	pF
$C_{rss}$	Reverse Transfer Capacitance			41	60	pF

**Switching Characteristics**

$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = -15 \text{ V}, I_D = -1 \text{ A}, V_{GS} = -4.5 \text{ V}, R_{\text{GEN}} = 6 \Omega$		4.8	10	ns
$t_r$	Rise Time			4.4	10	ns
$t_{d(off)}$	Turn-Off Delay Time			67	107	ns
$t_f$	Fall Time			21	33	ns
$Q_g$	Total Gate Charge	$V_{DD} = -15 \text{ V}, I_D = -2.9 \text{ A}, V_{GS} = -4.5 \text{ V}$		7.2	10	nC
$Q_{gs}$	Gate to Source Charge			0.7		nC
$Q_{gd}$	Gate to Drain "Miller" Charge			1.6		nC

**Drain-Source Diode Characteristics**

$V_{SD}$	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = -1.1 \text{ A}$ (Note 2)		-0.7	-1.2	V
$t_{rr}$	Reverse Recovery Time	$I_F = -2.9 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}$		16	29	ns
$Q_{rr}$	Reverse Recovery Charge			5	10	nC


**BJT Characteristics**

$I_{CBO}$	Collector Cut-off Current	$V_{CB} = 40 \text{ V}, I_E = 0 \text{ A}$			0.1	$\mu\text{A}$
$h_{FE}$	DC Current Gain	$V_{CE} = 5 \text{ V}, I_C = 5 \text{ mA}$	68			
$V_{CE(\text{sat})}$	Collector-Emitter Saturation Voltage	$I_C = 10 \text{ mA}, I_B = 0.5 \text{ mA}$			0.3	V
$f_T$	Current Gain Bandwidth Product	$V_{CE} = 10 \text{ V}, I_C = 5 \text{ mA}$		250		MHz
$C_{ob}$	Output Capacitance	$V_{CB} = 10 \text{ V}, I_E = 0 \text{ A}, f = 1 \text{ MHz}$		3.7		pF
$V_{I(\text{off})}$	Input Off Voltage	$V_{CE} = 5 \text{ V}, I_C = 100 \mu\text{A}$	0.5			V
$V_{I(\text{on})}$	Input On Voltage	$V_{CE} = 0.2 \text{ V}, I_C = 5 \text{ mA}$			1.3	V
$R1$	Input Resistor			4.7		$\text{k}\Omega$
$R1/R2$	Resistor Ratio			0.1		


## Electrical Characteristics

### Notes:

1.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> oz. copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta JA}$  is determined by the user's board design.



a. 86 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



b. 173 °C/W when mounted on a minimum pad of 2 oz copper

2. Pulse Test : Pulse Width < 300 us, Duty Cycle < 2.0%
3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.
4. Guaranteed by I<sub>cbo</sub>
5. Guaranteed by I<sub>ceo</sub>

**Typical Characteristics**  $T_J = 25^\circ\text{C}$  unless otherwise noted




Figure 1. On-Region Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 3. Normalized On-Resistance vs Junction Temperature




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

**Typical Characteristics**  $T_J = 25^\circ\text{C}$  unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Gate Leakage vs Gate to Source Voltage




Figure 10. Forward Bias Safe Operating Area




Figure 11. Single Pulse Maximum Power Dissipation

**Typical Characteristics**  $T_J = 25^\circ\text{C}$  unless otherwise noted





Figure 12. Junction-to-Ambient Transient Thermal Response Curve

## Dimensional Outline and Pad Layout



### NOTES:

- A. CONFORM TO JEDEC REGISTRATIONS MO-229, VARIATION VCCC, EXCEPT WHERE NOTED.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.
- E. DRAWING FILENAME: MKT-UMLP16Erev4
- F. NON-JEDEC DUAL DAP



Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

[http://www.fairchildsemi.com/package/packageDetails.html?id=PN\\_MLDEB-X06](http://www.fairchildsemi.com/package/packageDetails.html?id=PN_MLDEB-X06)



## TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™  
AX-CAP®\*  
BitSIC™  
Build it Now™  
CorePLUS™  
CorePOWER™  
CROSSVOLT™  
CTL™  
Current Transfer Logic™  
DEUXPEED®  
Dual Cool™  
EcoSPARK®  
EfficientMax™  
ESBC™  
 Fairchild®  
Fairchild Semiconductor®  
FACT Quiet Series™  
FACT®  
FAST®  
FastvCore™  
FETBench™  
FPS™

F-PFS™  
FRFET®  
Global Power Resource™  
GreenBridge™  
Green FPSTM  
Green FPSTM e-Series™  
Gmax™  
GTO™  
IntelliMAX™  
ISOPLANAR™  
Marking Small Speakers Sound Louder and Better™  
MegaBuck™  
MICROCOUPLER™  
MicroFET™  
MicroPak™  
MicroPak2™  
MillerDrive™  
MotionMax™  
mWSaver®  
OptoHiT™  
OPTOLOGIC®  
OPTOPLANAR®

PowerTrench®  
PowerXS™  
Programmable Active Droop™  
QFET®  
QS™  
Quiet Series™  
RapidConfigure™  
 Saving our world, 1mW/W/kW at a time™  
SignalWise™  
SmartMax™  
SMART START™  
Solutions for Your Success™  
SPM®  
STEALTH™  
SuperFET®  
SuperSOT™-3  
SuperSOT™-6  
SuperSOT™-8  
SupreMOS®  
SyncFET™  
Sync-Lock™

SYSTEM GENERAL®  
TinyBoost®  
TinyBuck®  
TinyCalc™  
TinyLogic®  
TINYOPTO™  
TinyPower™  
TinyPWM™  
TinyWire™  
TransIC™  
TriFault Detect™  
TRUECURRENT®\*  
μSerDes™  
 UHC®  
Ultra FRFET™  
UniFET™  
VCX™  
VisualMax™  
VoltagePlus™  
XS™  
仙童™

\*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used here in:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, [www.Fairchildsemi.com](http://www.Fairchildsemi.com), under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

## PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I68