Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments
TPS7A3721DRVR

For any questions, you can email us directly: sales@integrated-circuit.com



Datasheet of TPS7A3721DRVR - IC REG LDO 2.1V 1A 6SON

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com













TPS7A37

SBVS220B - MARCH 2013 - REVISED AUGUST 2015

TPS7A37 1% High-Accuracy, 1-A, Low-Dropout Regulator With Reverse Current Protection


1 Features

- Stable with 1-μF or Larger Ceramic Output Capacitor
- Input Voltage Range: 2.2 V to 5.5 V
- Ultralow Dropout Voltage:
 - 200-mV Maximum at 1 A
- Excellent Load Transient Response—Even With Only 1-µF Output Capacitor
- NMOS Topology Delivers Low Reverse Leakage Current
- Excellent Accuracy:
 - 0.23% Nominal Accuracy
 - 1% Overall Accuracy Over Line, Over Load, and Over Temperature
- Less Than 20-nA typical I_Q in Shutdown Mode
- Thermal Shutdown and Current Limit for Fault Protection

2 Applications

- Point of Load Regulation for DSPs, FPGAs, ASICs, and Microprocessors
- · Post-Regulation for Switching Supplies
- Portable and Battery-Powered Equipment

Typical Application Circuit (Adjustable Version)



3 Description

The TPS7A37 family of linear low-dropout (LDO) voltage regulators uses an NMOS pass element in a voltage-follower configuration. This topology is relatively insensitive to output capacitor value and ESR, allowing a wide variety of load configurations. Load transient response is excellent, even with a small 1- μ F ceramic output capacitor. The NMOS topology also allows very low dropout.


The TPS7A37 family uses an advanced BiCMOS process to yield high precision while delivering very low dropout voltages and low ground pin current. Current consumption, when not enabled, is under 20 nA and ideal for portable applications. These devices are protected by thermal shutdown and foldback current limit.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TPS7A37	WSON (6)	2.00 mm × 2.00 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Circuit (Fixed Version)





Datasheet of TPS7A3721DRVR - IC REG LDO 2.1V 1A 6SON

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TPS7A37

SBVS220B - MARCH 2013 - REVISED AUGUST 2015

www.ti.com

_			•	\sim		nts
12	n	-Δ	∩ t	1 '0	nto	nte
10	v		OI.	\mathbf{c}	IIIC	1113

1	Features 1	8 Application and Implementation	14
2	Applications 1	8.1 Application Information	
3	Description 1	8.2 Typical Applications	
4	Revision History2	9 Power Supply Recommendations	19
5	Pin Configuration and Functions3	10 Layout	19
6	Specifications	10.1 Layout Guidelines	19
Ü	6.1 Absolute Maximum Ratings	10.2 Layout Example	
	6.2 ESD Ratings	10.3 Thermal Considerations	20
	6.3 Recommended Operating Conditions	10.4 Power Dissipation	20
	6.4 Thermal Information	10.5 Estimating Junction Temperature	<u>2</u> 1
	6.5 Electrical Characteristics	11 Device and Documentation Support	23
	6.6 Typical Characteristics	11.1 Documentation Support	23
7	Detailed Description 11	11.2 Trademarks	23
•	7.1 Overview	11.3 Electrostatic Discharge Caution	23
	7.2 Functional Block Diagrams	11.4 Glossary	23
	7.3 Feature Description	12 Mechanical, Packaging, and Orderab	e
	7.4 Device Functional Modes	Information	

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (July 2013) to Revision B Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section. Changed Internal Reference (VFB) parameter typ value Changes from Original (March 2013) to Revision A



Datasheet of TPS7A3721DRVR - IC REG LDO 2.1V 1A 6SON

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




www.ti.com

TPS7A37

SBVS220B - MARCH 2013-REVISED AUGUST 2015

5 Pin Configuration and Functions

DRV Package 6-Pin WSON Top View



Power dissipation may limit operating range. Check *Thermal Information* table.

Pin Functions

_						
Р	PIN		DESCRIPTION			
NAME	NO.	I/O	DESCRIPTION			
EN	4	I	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. Refer to the <i>Shutdown</i> section under <i>Applications Information</i> for more details. EN must not be left floating and can be connected to IN if not used.			
FB	2	I	Adjustable voltage version only—this pin is the input to the control loop error amplifier, and is used to set the output voltage of the device.			
GND	3, Pad	_	Ground			
IN	6	I	Unregulated input supply			
N/C	5	_	Not connected			
NR/FB	2	_	Fixed voltage versions only—connecting an external capacitor to this pin bypasses noise generated by the internal bandgap, reducing output noise to very low levels.			
OUT	1	0	Regulator output. A 1.0-μF or larger capacitor of any type is required for stability.			
PowerPAD	_	_				

6 Specifications

6.1 Absolute Maximum Ratings

Over operating temperature range (unless otherwise noted). (1)

		MIN	MAX	UNIT
	IN	-0.3	6	V
Voltage	EN	-0.3	6	V
OUT -0.3 NR, FB -0.3 Current Peak output current Internally limite	-0.3	-0.3 5.5		
	6	V		
Peak output current	Peak output current	Internall	y limited	Α
Current	Output short-circuit duration	Inde	finite	Α
Tamparatura	Operating junction, T _J	-55	150	°C
Temperature	Storage, T _{stg}		150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

	<u>_</u>			
			VALUE	UNIT
	V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _(ESD)		Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



Datasheet of TPS7A3721DRVR - IC REG LDO 2.1V 1A 6SON

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TPS7A37

SBVS220B - MARCH 2013 - REVISED AUGUST 2015

www.ti.com

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
V _{IN}	2.2		5.5	V
V _{OUT}	V_{FB}		5.5 – V _{DO}	V
V _{EN}	0		V_{IN}	
l _{оит}	0		1	Α
C _{IN}		1		μF
C _{OUT} ⁽¹⁾	1			μF
C _{NR}		10		nF
R ₁ ⁽²⁾	\	/ _{OUT(nom)} × 15.833		kΩ
C _{FF}		10	100	nF

⁽¹⁾ If the product of COUT \times ESR < 50 n Ω -F, the part may ring after a transient.

6.4 Thermal Information

		TPS7A37	
	THERMAL METRIC ⁽¹⁾	DRV (WSON)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	67.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	87.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	36.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	37.2	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	7.7	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ This nominal value is for the best accuracy.



Datasheet of TPS7A3721DRVR - IC REG LDO 2.1V 1A 6SON

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TPS7A37

SBVS220B - MARCH 2013 - REVISED AUGUST 2015

www.ti.com

6.5 Electrical Characteristics

Over operating temperature range ($T_J = -40$ °C to 125°C), $V_{IN} = V_{OUT(nom)} + 1$ $V^{(1)}$, $I_{OUT} = 10$ mA, $V_{EN} = 2.2$ V, and $C_{OUT} = 2.2$ μ F, unless otherwise noted. Typical values are at T_J = 25°C.

	PARAMETE	R	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{IN}	Input voltage rang	ge ⁽¹⁾⁽²⁾		2.2		5.5	V	
V_{FB}	Internal reference	9	T _J = 25°C	1.192	1.204	1.216	V	
	Output voltage ra	inge	TPS7A3701 ⁽³⁾	V_{FB}		5.5 – V _{DO}	V	
		Nominal	T _J = 25°C		0.23%			
V _{FB} V _{OUT} ΔV _{O(ΔVI)} ΔV _{O(ΔIO)} V _{DO} Z _O (DO) I _{CL} I _{SC} I _{REV} I _{GND} I _{SHDN} I _{FB} PSRR	Accuracy ⁽¹⁾ , ⁽⁴⁾	over V_{IN} , I_{OUT} , and T_{J} = -40°C to 125°C	$V_{OUT} + 0.5 \text{ V} \le V_{IN} \le 5.5 \text{ V};$ 10 mA $\le I_{OUT} \le 1 \text{ A}$	-1%		+1.0%		
$\Delta V_{O(\Delta VI)}$	Line regulation ⁽¹⁾		$V_{OUT(nom)} + 0.5 \text{ V} \le V_{IN} \le 5.5 \text{ V}$		0.01	0.03	%/V	
			0.4 = 4.51		0.25%	0.35%		
$\Delta V_{O(\Delta IO)}$	Load regulation		0.1 mA ≤ I _{OUT} ≤ 300 mA		3	5	mV	
			10 mA ≤ I _{OUT} ≤ 1 A		0.5%			
V_{DO}	Dropout voltage ⁽⁵⁾ (V _{IN} = V _{OUT(nom)} – 0.1 V)		I _{OUT} = 1 A		130	200	mV	
Z _O (DO)	Output impedance in dropout		$2.2 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{OUT}} + \text{V}_{\text{DO}}$		0.25		Ω	
I _{CL}	Output current limit		$V_{OUT} = 0.9 \times V_{OUT(nom)}$	1.05	1.6	2.2	Α	
I _{SC}	Short-circuit current		V _{OUT} = 0 V		450		mA	
I _{REV}	Reverse leakage current ⁽⁶⁾ (-I _{IN})		$V_{EN} \le 0.5 \text{ V}, 0 \text{ V} \le V_{IN} \le V_{OUT}$		0.1		μΑ	
i	CND pip ourrent		$I_{OUT} = 10 \text{ mA } (I_{Q})$		400			
^I GND	GND pin current		I _{OUT} = 1 A		1300		μΑ	
I _{SHDN}	Shutdown curren	t (I _{GND})	$V_{EN} \le 0.5 \text{ V}, V_{OUT} \le V_{IN} \le 5.5 \text{ V}$		20		nA	
I _{FB}	FB pin current		TPS7A3701		0.1	0.6	μΑ	
DCDD	Power-supply rej	ection ratio (ripple	f = 100 Hz, I _{OUT} = 1 A	58			ID	
FORK	rejection)		f = 10 kHz, I _{OUT} = 1 A		37		dB	
V_N	Output noise volt BW = 10 Hz to 10	age 00 kHz	C _{OUT} = 10 μF	2	27 x V _{OUT}		μV_{RMS}	
t _{STR}	Startup time		V_{OUT} = 3 V, R_L = 30 Ω , C_{OUT} = 1 μF		600		μs	
V _{EN(HI)}	EN pin high (enabled)			1.7		V _{IN}	V	
V _{EN(LO)}	EN pin low (shutdown)			0		0.5	V	
I _{EN(HI)}	EN pin current (enabled)		V _{EN} = 5.5 V		20		nA	
т	Thormal abut law		Shutdown, temperature increasing		160		۰.۵	
T _{SD}	Thermal shutdow	n temperature	Reset, temperature decreasing		140		°C	
TJ	Operating junctio	n temperature		-40		125	°C	

Minimum $V_{IN} = V_{OUT} + V_{DO}$ or 2.2 V, whichever is greater. For $V_{OUT(nom)} < 1.6$ V, when $V_{IN} \le 1.6$ V, the output will lock to V_{IN} and may result in an over-voltage condition on the output. To avoid this situation, disable the device before powering down V_{IN} .

TPS7A3701 is tested at V_{OUT} = 1.2 V.
Tolerance of external resistors not included in this specification. (4)

 V_{DO} is not measured for fixed output versions with $V_{OUT(nom)}$ < 2.3 V since minimum V_{IN} = 2.2 V. Fixed-voltage versions only; refer to the *Application Information* section for more information.




TPS7A37

SBVS220B - MARCH 2013 - REVISED AUGUST 2015

www.ti.com

6.6 Typical Characteristics

For all voltage versions at $T_J = 25$ °C, $V_{IN} = V_{OUT(nom)} + 1$ V, $I_{OUT} = 10$ mA, $V_{EN} = 2.2$ V, and $C_{OUT} = 2.2$ μ F, unless otherwise






Figure 1. Load Regulation




Figure 2. Line Regulation




Figure 3. Dropout Voltage vs Output Current




Figure 5. Output Voltage Histogram

Figure 4. Dropout Voltage vs Temperature




Figure 6. Output Voltage Drift Histogram

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




TPS7A37

SBVS220B - MARCH 2013 - REVISED AUGUST 2015

www.ti.com

Typical Characteristics (continued)

For all voltage versions at $T_J = 25$ °C, $V_{IN} = V_{OUT(nom)} + 1$ V, $I_{OUT} = 10$ mA, $V_{EN} = 2.2$ V, and $C_{OUT} = 2.2$ μ F, unless otherwise







Figure 7. Ground Pin Current vs Output Current

Figure 8. Ground Pin Current vs Temperature






Figure 9. Ground Pin Current in Shutdown vs Temperature

Figure 10. Current Limit vs V_{OUT} (Foldback)




Figure 11. Current Limit vs V_{IN}




Figure 12. Current Limit vs Temperature




TPS7A37

SBVS220B - MARCH 2013 - REVISED AUGUST 2015

www.ti.com

Typical Characteristics (continued)


For all voltage versions at $T_J = 25$ °C, $V_{IN} = V_{OUT(nom)} + 1$ V, $I_{OUT} = 10$ mA, $V_{EN} = 2.2$ V, and $C_{OUT} = 2.2$ μ F, unless otherwise noted.



40 35 30 25 PSRR (dB) 20 Frequency = 10kHz 10 $C_{OUT}=10\mu F$ 5 $V_{OUT} = 2.5V$ I_{OUT} = 100mA 0.2 0.4 0.6 1.4 1.6 1.8 2.0 0 8.0 1.0 1.2 $V_{IN} - V_{OUT} (V)$

Figure 13. PSRR (Ripple Rejection) vs Frequency

Figure 14. PSRR (Ripple Rejection) vs $V_{IN} - V_{OUT}$







Figure 15. Noise Spectral Density

Figure 16. TPS7A3701: RMS Noise Voltage vs CFF






Figure 17. RMS Noise Voltage vs Cout

Figure 18. RMS Noise Voltage vs C_{NR}

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




TPS7A37

SBVS220B - MARCH 2013 - REVISED AUGUST 2015

www.ti.com

Typical Characteristics (continued)

For all voltage versions at $T_J = 25$ °C, $V_{IN} = V_{OUT(nom)} + 1$ V, $I_{OUT} = 10$ mA, $V_{EN} = 2.2$ V, and $C_{OUT} = 2.2$ μ F, unless otherwise noted.



Product Folder Links: TPS7A37

Figure 23. TPS7A3701: Power-up/Power-down (V_{OUT} = 3.3 V)

Figure 24. I_{ENABLE} vs Temperature

Datasheet of TPS7A3721DRVR - IC REG LDO 2.1V 1A 6SON

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TPS7A37


SBVS220B - MARCH 2013 - REVISED AUGUST 2015

www.ti.com

Typical Characteristics (continued)

For all voltage versions at $T_J = 25$ °C, $V_{IN} = V_{OUT(nom)} + 1$ V, $I_{OUT} = 10$ mA, $V_{EN} = 2.2$ V, and $C_{OUT} = 2.2$ μ F, unless otherwise noted.

Product Folder Links: TPS7A37








Figure 25. TPS7A3701: RMS Noise Voltage vs CFB








Figure 27. TPS7A3701: Load Transient, Adjustable Version

Figure 28. TPS7A3701: Line Transient, Adjustable Version

Submit Documentation Feedback

Copyright © 2013-2015, Texas Instruments Incorporated

10



TPS7A37

SBVS220B - MARCH 2013 - REVISED AUGUST 2015

www.ti.com

Detailed Description

INSTRUMENTS

Overview

The TPS7A37 belongs to a family of LDO regulators that use an NMOS pass transistor to achieve ultra-lowdropout performance and reverse current protection. These features combined with an enable input make the TPS7A37 ideal for portable applications. This regulator family offers a wide selection of fixed output voltage versions and an adjustable output version. All versions have thermal and over-current protection, including foldback current limit.

7.2 Functional Block Diagrams




Figure 29. Fixed Voltage Version

Datasheet of TPS7A3721DRVR - IC REG LDO 2.1V 1A 6SON

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




TPS7A37

SBVS220B - MARCH 2013 - REVISED AUGUST 2015

www.ti.com

Functional Block Diagrams (continued)



Standard 1% Resistor Values for Common Output Voltages

v _o	R ₁	R ₂
1.2 V	Short	Open
1.5 V	23.2 kΩ	95.3 kΩ
1.8 V	28.0 kΩ	56.2 kΩ
2.5 V	39.2 kΩ	36.5 kΩ
2.8 V	44.2 kΩ	33.2 kΩ
3.0 V	46.4 kΩ	30.9 kΩ
3.3 V	52.3 kΩ	30.1 kΩ

NOTE: $V_{OUT} = (R_1 + R_2)/R_2 \times 1.204$; $R_1 \parallel R_2 \cong 19 \text{ k}\Omega$ for best accuracy.

Figure 30. Adjustable Voltage Version

7.3 Feature Description

7.3.1 Internal Current Limit

The TPS7A37 internal current limit helps protect the regulator during fault conditions. Foldback current limit helps to protect the regulator from damage during output short-circuit conditions by reducing current limit when V_{OUT} drops below 0.5 V. See Figure 10 in the *Typical Characteristics* section.

Note from Figure 10 that approximately -0.2 V of V_{OUT} results in a current limit of 0 mA. Therefore, if OUT is forced below -0.2 V before EN goes high, the device may not start up. In applications that work with both a positive and negative voltage supply, the TPS7A37 should be enabled first.

7.3.2 Enable Pin and Shutdown

The enable pin (EN) is active high and is compatible with standard TTL-CMOS levels. A V_{EN} below 0.5 V (max) turns the regulator off and drops the GND pin current to approximately 10 nA. When EN is used to shutdown the regulator, all charge is removed from the pass transistor gate, and the output ramps back up to a regulated V_{OUT} (see Figure 21).

When shutdown capability is not required, EN can be connected to V_{IN} . However, the pass gate may not be discharged using this configuration, and the pass transistor may be left on (enhanced) for a significant time after V_{IN} has been removed. This scenario can result in reverse current flow (if the IN pin is low impedance) and faster ramp times upon power-up. In addition, for V_{IN} ramp times slower than a few milliseconds, the output may overshoot upon power-up.

Note that current limit foldback can prevent device start-up under some conditions. See the *Internal Current Limit* section for more information.



Datasheet of TPS7A3721DRVR - IC REG LDO 2.1V 1A 6SON

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TPS7A37

www.ti.com SBVS220B – MARCH 2013 – REVISED AUGUST 2015

Feature Description (continued)

7.3.3 Reverse Current

The NMOS pass element of the TPS7A37 provides inherent protection against current flow from the output of the regulator to the input when the gate of the pass device is pulled low. To ensure that all charge is removed from the gate of the pass element, the EN pin must be driven low before the input voltage is removed. If this is not done, the pass element may be left on because of stored charge on the gate.

After the EN pin is driven low, no bias voltage is needed on any pin for reverse current blocking. Note that reverse current is specified as the current flowing out of the IN pin because of voltage applied on the OUT pin. There will be additional current flowing into the OUT pin as a result of the $80-k\Omega$ internal resistor divider to ground (see Figure 29 and Figure 30).

For the TPS7A3701, reverse current may flow when V_{FB} is more than 1.0 V above V_{IN} .

7.4 Device Functional Modes

Driving the EN pin over 1.7 V turns on the regulator. Driving the EN pin below 0.5 V causes the regulator to enter shutdown mode. In shutdown, the current consumption of the device is reduced to 20 nA, typically.



Datasheet of TPS7A3721DRVR - IC REG LDO 2.1V 1A 6SON

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TPS7A37

SBVS220B - MARCH 2013 - REVISED AUGUST 2015

www.ti.com

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability if input impedance is very low, it is good analog design practice to connect a 0.1-µF to 1-µF low equivalent series resistance (ESR) capacitor across the input supply near the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated or the device is located several inches from the power source.

The TPS7A37 requires a 1- μ F output capacitor for stability. It is designed to be stable for all available types and values of capacitors. In applications where multiple low ESR capacitors are in parallel, ringing may occur when $C_{OUT} \times ESR < 50 \text{ n}\Omega$ -F. Total ESR includes all parasitic resistances, including capacitor ESR and board, socket, and solder joint resistance. In most applications, the sum of capacitor ESR and trace resistance will meet this requirement.

8.1.2 Output Noise

A precision bandgap reference is used to generate the internal reference voltage, V_{REF} . This reference is the dominant noise source within the TPS7A37 and it generates approximately 32 μV_{RMS} (10 Hz to 100 kHz) at the reference output (NR). The regulator control loop gains up the reference noise with the same gain as the reference voltage, so that the noise voltage of the regulator is approximately given by:

$$V_{N} = 32\mu V_{RMS} \times \frac{(R_{1} + R_{2})}{R_{2}} = 32\mu V_{RMS} \times \frac{V_{OUT}}{V_{REF}} \tag{1}$$

Since the value of V_{REF} is 1.2V, this relationship reduces to:

$$V_{N}(\mu V_{RMS}) = 27 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
(2)

for the case of no C_{NR}.

An internal 27-k Ω resistor in series with the noise reduction pin (NR) forms a low-pass filter for the voltage reference when an external noise reduction capacitor, C_{NR} , is connected from NR to ground. For C_{NR} = 10 nF, the total noise in the 10-Hz to 100-kHz bandwidth is reduced by a factor of ~3.2, giving the approximate relationship:

$$V_{N}(\mu V_{RMS}) = 8.5 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
(3)

for $C_{NR} = 10 \text{ nF}$.

This noise reduction effect is shown as RMS Noise Voltage vs C_{NR} in the *Typical Characteristics* section.

The TPS7A3701 adjustable version does not have the NR pin available. However, connecting a feedback capacitor, C_{FB} , from the output to the feedback pin (FB) reduces output noise and improve load transient performance. This capacitor should be limited to 0.1 μ F.

The TPS7A37 uses an internal charge pump to develop an internal supply voltage sufficient to drive the gate of the NMOS pass element above V_{OUT} . The charge pump generates ~250 μV of switching noise at ~4 MHz; however, charge-pump noise contribution is negligible at the output of the regulator for most values of I_{OUT} and C_{OUT} .



Datasheet of TPS7A3721DRVR - IC REG LDO 2.1V 1A 6SON

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TPS7A37

www.ti.com

SBVS220B - MARCH 2013-REVISED AUGUST 2015

Application Information (continued)

8.1.3 Dropout Voltage

The TPS7A37 uses an NMOS pass transistor to achieve extremely low dropout. When $(V_{IN}-V_{OUT})$ is less than the dropout voltage (V_{DO}) , the NMOS pass device is in its linear region of operation and the input-to-output resistance is the $R_{DS,\ ON}$ of the NMOS pass element.

For large step changes in load current, the TPS7A37 requires a larger voltage drop from V_{IN} to V_{OUT} to avoid degraded transient response. The boundary of this transient dropout region is approximately twice the dc dropout. Values of $V_{IN} - V_{OUT}$ above this line ensure normal transient response.

Operating in the transient dropout region can cause an increase in recovery time. The time required to recover from a load transient is a function of the magnitude of the change in load current rate, the rate of change in load current, and the available headroom (V_{IN} to V_{OUT} voltage drop). Under worst-case conditions [full-scale instantaneous load change with ($V_{IN} - V_{OUT}$) close to dc dropout levels], the TPS7A37 can take a couple of hundred microseconds to return to the specified regulation accuracy.

8.1.4 Transient Response

The low open-loop output impedance provided by the NMOS pass element in a voltage follower configuration allows operation without a 1.0- μ F output capacitor. As with any regulator, the addition of additional capacitance from the OUT pin to ground reduces undershoot magnitude but increases its duration. In the adjustable version, the addition of a capacitor, C_{FB} , from the OUT pin to the FB pin will also improve the transient response.

The TPS7A37 does not have active pull-down when the output is over-voltage. This architecture allows applications that connect higher voltage sources, such as alternate power supplies, to the output. This architecture also results in an output overshoot of several percent if the load current quickly drops to zero when a capacitor is connected to the output. The duration of overshoot can be reduced by adding a load resistor. The overshoot decays at a rate determined by output capacitor C_{OUT} and the internal/external load resistance. The rate of decay is given by:

(Fixed voltage version)

$$\frac{dV}{dT} = \frac{V_{OUT}}{C_{OUT} \times 80k\Omega \parallel R_{LOAD}}$$
(4)

(Adjustable voltage version)

$$\frac{dV}{dT} = \frac{V_{OUT}}{C_{OUT} \times 80k\Omega \parallel (R_1 + R_2) \parallel R_{LOAD}}$$
(5)

Datasheet of TPS7A3721DRVR - IC REG LDO 2.1V 1A 6SON

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TPS7A37

SBVS220B - MARCH 2013 - REVISED AUGUST 2015

www.ti.com

8.2 Typical Applications

8.2.1 Typical Application Schematic




Figure 31. Typical Application Schematic

8.2.1.1 Design Requirements

Table 1 lists the design parameters.

Table 1. Design Parameters

_							
DESIGN PARAMETER	EXAMPLE VALUE						
Input voltage	3.6 V						
Output voltage	3.3 V						
DC output current	100 mA						
Peak output current	1 A						

8.2.1.2 Detailed Design Procedure

Due to the transients in this application input and output capacitors should be used. A $C_{IN} = C_{OUT} = 10$ -uF capacitor has been selected.

The ESR of the chosen capacitor can be checked by looking the magnitude of the complex impedance over frequency. When |Zc| reaches a minimum the DC ESR is the value of |Zc| at that frequency. The ESR of the chosen capacitor is 10 m Ω , which gives us a product of 10 m Ω * 10 uF = 100 n Ω -F > 50 n Ω -F, minimizing the ringing during transients.

As the V_{IN} - V_{OUT} change is only 300 mV with a 100-mA DC current, the expected junction temperature rise over the ambient, on a JEDEC standard board, is 67.2 C/W × 0.3V × 0.1 A = 2 C.

To ensure best accuracy, R1 = 52.3 k Ω and R2 = 30.1 k Ω , and a 10-nF C_{FF} is used to reduce output noise.

www.ti.com

Distributor of Texas Instruments: Excellent Integrated System Limited

Datasheet of TPS7A3721DRVR - IC REG LDO 2.1V 1A 6SON


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TPS7A37

SBVS220B - MARCH 2013-REVISED AUGUST 2015

8.2.1.3 Application Curves



Datasheet of TPS7A3721DRVR - IC REG LDO 2.1V 1A 6SON

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TPS7A37

SBVS220B - MARCH 2013 - REVISED AUGUST 2015

www.ti.com

8.2.2 Fixed-Voltage Version

Figure 36 shows the basic circuit connections for the fixed voltage models.




Figure 36. Typical Application Circuit for Fixed-Voltage Version

8.2.3 Adjustable Operation

Figure 37 gives the connections for the adjustable output version, TPS7A3701.

R₁ and R₂ can be calculated for any output voltage using the formula shown in Figure 37. Sample resistor values for common output voltages are shown in Figure 30.

For best accuracy, make the parallel combination of R_1 and R_2 approximately equal to 19 k Ω . This 19 k Ω , in addition to the internal 8-k Ω resistor, presents the same impedance to the error amp as the 27-k Ω bandgap reference output. This impedance helps compensate for leakages into the error amp terminals.




Figure 37. Typical Application Circuit for Adjustable-Voltage Version⁽¹⁾

Datasheet of TPS7A3721DRVR - IC REG LDO 2.1V 1A 6SON

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

TPS7A37

SBVS220B - MARCH 2013-REVISED AUGUST 2015

9 Power Supply Recommendations

The input supply for the LDO must be within its recommended operating conditions (that is, between 2.2 V to 5.5 V). The input voltage must provide adequate headroom in order for the device to have a regulated output. If the input supply is noisy, additional input capacitors with low ESR can help improve the output transient performance.

10 Layout

10.1 Layout Guidelines

Layout is a critical part of good power-supply design. There are several signal paths that conduct fast-changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power-supply performance. To help eliminate these problems, the IN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with an X5R or X7R dielectric.

The GND pin should be tied directly to the PowerPAD under the IC. The PowerPAD should be connected to any internal PCB ground planes using multiple vias directly under the IC.

Do not place any of the capacitors on the opposite side of the PCB from where the regulator is installed. The use of vias and long traces is strongly discouraged because these circuits may impact system performance negatively, and even cause instability.

10.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance

To improve AC performance (such as PSRR, output noise, and transient response), TI recommends designing the board with separate ground planes for V_{IN} and V_{OUT} , with each ground plane star connected only at the GND pin of the device.

10.2 Layout Example




Figure 38. Fixed Voltage Layout

Datasheet of TPS7A3721DRVR - IC REG LDO 2.1V 1A 6SON

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TPS7A37

SBVS220B - MARCH 2013 - REVISED AUGUST 2015

www.ti.com

Layout Example (continued)




Figure 39. Adjustable Voltage Layout

10.3 Thermal Considerations

Thermal protection disables the output when the junction temperature rises to approximately +160°C, allowing the device to cool. When the junction temperature cools to approximately +140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage due to overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to +125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least +35°C above the maximum expected ambient condition of your application. This produces a worst-case junction temperature of +125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS7A37 has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS7A37 into thermal shutdown degrades device reliability.

10.4 Power Dissipation

Knowing the device power dissipation and proper sizing of the thermal plane that is connected to the tab or pad is critical to avoiding thermal shutdown and ensuring reliable operation.

Power dissipation of the device depends on input voltage and load conditions and can be calculated using Equation 6:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(6)

Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.

Datasheet of TPS7A3721DRVR - IC REG LDO 2.1V 1A 6SON

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TPS7A37


www.ti.com SBVS220B – MARCH 2013 – REVISED AUGUST 2015

Power Dissipation (continued)

On the WSON (DRV) package, the primary conduction path for heat is through the exposed pad to the printed circuit board (PCB). The pad can be connected to ground or be left floating; however, it should be attached to an appropriate amount of copper PCB area to ensure the device does not overheat. That tab should be connected to ground. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device and can be calculated using Equation 7:

$$R_{\theta JA} = \frac{\left(+125^{\circ}C - T_{A}\right)}{P_{D}} \tag{7}$$

Knowing the maximum $R_{\theta JA}$, the minimum amount of PCB copper area needed for appropriate heatsinking can be estimated using Figure 40.



Note: θ_{JA} value at board size of 9in² (that is, 3in × 3in) is a JEDEC standard.

Figure 40. DRV (WSON) Package θ_{JA} vs Board Size

Figure 40 shows the variation of θ_{JA} as a function of ground plane copper area in the board. It is intended only as a guideline to demonstrate the effects of heat spreading in the ground plane and should not be used to estimate actual thermal performance in real application environments.

NOTE

When the device is mounted on an application PCB, it is strongly recommended to use Ψ_{JT} and Ψ_{JB} , as explained in the *Estimating Junction Temperature* section.

10.5 Estimating Junction Temperature

Using the thermal metrics Ψ_{JT} and Ψ_{JB} , as shown in the *Thermal Information* table, the junction temperature can be estimated with corresponding formulas (given in Equation 8). For backwards compatibility, an older θ_{JC} , Top parameter is listed as well.

$$\Psi_{JT}: \quad T_{J} = T_{T} + \Psi_{JT} \bullet P_{D}$$

$$\Psi_{JB}: \quad T_{J} = T_{B} + \Psi_{JB} \bullet P_{D}$$
(8)

Where P_D is the power dissipation shown by Equation 6, T_T is the temperature at the center-top of the IC package, and T_B is the PCB temperature measured 1mm away from the IC package *on the PCB surface* (as Figure 42 shows).

NOTE

Both T_{T} and T_{B} can be measured on actual application boards using a thermo-gun (an infrared thermometer).

Datasheet of TPS7A3721DRVR - IC REG LDO 2.1V 1A 6SON

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TPS7A37

SBVS220B - MARCH 2013 - REVISED AUGUST 2015

www.ti.com

Estimating Junction Temperature (continued)

For more information about measuring T_T and T_B , see the application note SBVA025, *Using New Thermal Metrics*, available for download at www.ti.com.

By looking at Figure 41, the new thermal metrics (Ψ_{JT} and Ψ_{JB}) have very little dependency on board size. That is, using Ψ_{JT} or Ψ_{JB} with Equation 8 is a good way to estimate T_J by simply measuring T_T or T_B , regardless of the application board size.





Figure 41. DRV (WSON) Package Ψ_{JT} and Ψ_{JB} vs Board Size

For a more detailed discussion of why TI does not recommend using $\theta_{JC(top)}$ to determine thermal characteristics, refer to application report SBVA025, *Using New Thermal Metrics*, available for download at www.ti.com. For further information, refer to application report SPRA953, *Semiconductor and IC Package Thermal Metrics*, also available on the TI website.



- (1) Power dissipation may limit operating range. Check *Thermal Information* table.
- (2) Example DRV (SON) Package Measurement

Figure 42. Measuring Points for T_T and T_B

Datasheet of TPS7A3721DRVR - IC REG LDO 2.1V 1A 6SON

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TPS7A37

SBVS220B - MARCH 2013-REVISED AUGUST 2015

www.ti.com

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

- Using New Thermal Metrics, SBVA025
- TPS7A37xxEVM-529 Evaluation Module, SLVU850

11.1.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of TPS7A3721DRVR - IC REG LDO 2.1V 1A 6SON

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

2-Jun-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS7A3701DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SJI	Samples
TPS7A3701DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SJI	Samples
TPS7A3721DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SIX	Samples
TPS7A3721DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SIX	Samples
TPS7A3725DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SJH	Samples
TPS7A3725DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SJH	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, Til Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (ROHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device

Addendum-Page 1



Distributor of Texas Instruments: Excellent Integrated System LimitedDatasheet of TPS7A3721DRVR - IC REG LDO 2.1V 1A 6SON

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

www.ti.com 2-Jun-2016

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information thus provided destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Datasheet of TPS7A3721DRVR - IC REG LDO 2.1V 1A 6SON


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




PACKAGE MATERIALS INFORMATION

www.ti.com 2-Jun-2016


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
D1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A3701DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS7A3701DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS7A3721DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS7A3721DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS7A3725DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS7A3725DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2


Datasheet of TPS7A3721DRVR - IC REG LDO 2.1V 1A 6SON

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



PACKAGE MATERIALS INFORMATION

www.ti.com 2-Jun-2016




*All dimensions are nominal

7th dimensions are normal										
Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)			
TPS7A3701DRVR	WSON	DRV	6	3000	195.0	200.0	45.0			
TPS7A3701DRVT	WSON	DRV	6	250	195.0	200.0	45.0			
TPS7A3721DRVR	WSON	DRV	6	3000	195.0	200.0	45.0			
TPS7A3721DRVT	WSON	DRV	6	250	195.0	200.0	45.0			
TPS7A3725DRVR	WSON	DRV	6	3000	195.0	200.0	45.0			
TPS7A3725DRVT	WSON	DRV	6	250	195.0	200.0	45.0			



MECHANICAL DATA



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.





THERMAL PAD MECHANICAL DATA

DRV (S-PWSON-N6)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters








LAND PATTERN DATA

DRV (S-PWSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.





Datasheet of TPS7A3721DRVR - IC REG LDO 2.1V 1A 6SON

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Applications

logic.ti.com

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals **Data Converters** dataconverter.ti.com www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical

Power Mgmt Space, Avionics and Defense www.ti.com/space-avionics-defense

Security

www.ti.com/security

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

Products

Logic

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated