

## **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

<u>Texas Instruments</u> <u>SN74GTLPH1645GQLR</u>

For any questions, you can email us directly: sales@integrated-circuit.com

Datasheet of SN74GTLPH1645GQLR - IC BUS TXRX LVTTL-GTLP 56-BGA Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74GTLPH1645 16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER

SCES290D - OCTOBER 1999 - REVISED SEPTEMBER 2001

•	Member of the Texas Instruments Widebus™ Family		OR DGV PAG (TOP VIEW	-
•	TI-OPC™ Circuitry Limits Ringing on Unevenly Loaded Backplanes	1DIR [ 1A1 [		10E 1B1
•	OEC™ Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference	1A2 [ GND [	3 54	1B2 GND
•	Bidirectional Interface Between GTLP Signal Levels and LVTTL Logic Levels	1A3 [ 1A4 [	6 51	] 1B3 ] 1B4
•	LVTTL Interfaces Are 5-V Tolerant	v <sub>cc</sub> [	7 50	]v <sub>cc</sub>
•	High-Drive GTLP Outputs (100 mA)	GND [	3	] GND
•	LVTTL Outputs (–24 mA/24 mA)	1A5 [	9 48	] 1B5
•		1A6 [	3	] 1B6
•	Variable Edge-Rate Control (ERC) Input	GND [	3	GND
	Selects GTLP Rise and Fall Times for	1A7 [		] 1B7
	Optimal Data-Transfer Rate and Signal Integrity in Distributed Loads	1A8 [		] 1B8
_		GND [		BIAS V <sub>CC</sub>
•	I <sub>off</sub> , Power-Up 3-State, and BIAS V <sub>CC</sub>	ERC		V <sub>REF</sub>
	Support Live Insertion	2A1 [		2B1
•	Bus Hold on A-Port Data Inputs	2A2 L		2B2
•	Distributed V <sub>CC</sub> and GND Pins Minimize	GND [	7	GND
	High-Speed Switching Noise	2A3 [		2B3
•	Latch-Up Performance Exceeds 100 mA Per	2A4 [	3	] 2B4
	JESD 78, Class II	GND L		GND
		V <sub>CC</sub> L		□ V <sub>CC</sub> □ 2B5
desc	ription	2A5 L 2A6 「		∏ 2B5 ∏ 2B6
_	The SN74GTLPH1645 is a high-drive, 16-bit bus	GND [		∏ ∠B0 ] GND
	transceiver that provides LVTTL-to-GTLP and	2A7		1 2B7
	OTID ( 1)/TTL : III I ( 10-0-11-0-0-11-0-0-11-0-0-11-0-0-11-0-0-11-0-0-11-0-0-11-0-0-11-0-0-11-0-0-11-0-0-11-0-0-11-0-0-11-0-0-11-0-0-11-0-0-11-0-0-11-0-0-11-0-0-0-11-0-0-0-11-0-0-0-11-0-0-0-11-0	2A1 L	1 <sup>20</sup> 31	H 201

provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP signal levels. High-speed (about three times faster than standard LVTTL or TTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, OEC™ circuitry, and TI-OPC™ circuitry. Improved GTLP OEC and TI-OPC circuits minimize bus-settling time and have been designed and tested using several backplane models. The high drive allows incident-wave switching in heavily loaded backplanes with equivalent load impedance down to 11 Ω.

2A8 **[**] 27

2DIR **1**28

30 2B8

GTLP is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification of the SN74GTLPH1645 is given only at the preferred higher noise-margin GTLP, but the user has the flexibility of using this device at either GTL ( $V_{TT} = 1.2 \text{ V}$  and  $V_{REF} = 0.8 \text{ V}$ ) or GTLP ( $V_{TT} = 1.5 \text{ V}$  and  $V_{REF} = 1 \text{ V}$ ) signal levels.

Normally, the B port operates at GTLP signal levels. The A-port and control inputs operate at LVTTL logic levels but are 5-V tolerant and are compatible with TTL and 5-V CMOS inputs.  $V_{REF}$  is the B-port differential input reference voltage.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

OEC, TI-OPC, and Widebus are trademarks of Texas Instruments.

GTLP-to-LVTTL signal-level translation. It is

partitioned as two 8-bit transceivers. The device





# Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74GTLPH1645GQLR - IC BUS TXRX LVTTL-GTLP 56-BGA

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

## SN74GTLPH1645 16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER

SCES290D - OCTOBER 1999 - REVISED SEPTEMBER 2001

#### description (continued)

This device is fully specified for live-insertion applications using  $I_{off}$ , power-up 3-state, and BIAS  $V_{CC}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS  $V_{CC}$  circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.


This GTLP device features TI-OPC circuitry, which actively limits the overshoot caused by improperly terminated backplanes, unevenly distributed cards, or empty slots during low-to-high signal transitions. This improves signal integrity, which allows adequate noise margin to be maintained at higher frequencies.

High-drive GTLP backplane interface devices feature adjustable edge-rate control ( $\overline{\text{ERC}}$ ). Changing the  $\overline{\text{ERC}}$  input voltage between GND and  $V_{CC}$  adjusts the B-port output rise and fall times. This allows the designer to optimize system data-transfer rate and signal integrity to the backplane load.

Active bus-hold circuitry holds unused or undriven LVTTL data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When  $V_{CC}$  is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable ( $\overline{OE}$ ) input should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### GQL PACKAGE (TOP VIEW)



#### terminal assignments

					5	6
A	1A2	1A1	1DIR	1OE	1B1	1B2
В	1A4	1A3	GND	GND	1B3	1B4
С	1A5	GND	V <sub>CC</sub>	V <sub>CC</sub>	GND	1B5
D	1A7	1A6	GND	GND	1B6	1B7
E	GND	1A8			1B8	BIAS V <sub>CC</sub>
F	ERC	2A1			2B1	V <sub>REF</sub>
G	2A2	2A3	GND	GND	2B3	2B2
н	2A4	GND	VCC	VCC	GND	2B4
J	2A5	2A6	GND	GND	2B6	2B5
К	2A7	2A8	2DIR	2 <mark>OE</mark>	2B8	2B7

#### **ORDERING INFORMATION**

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	TSSOP – DGG	Tape and reel	SN74GTLPH1645DGGR	GTLPH1645
–40°C to 85°C	TVSOP – DGV	Tape and reel	SN74GTLPH1645DGVR	GL45
	VFBGA – GQL	Tape and reel	SN74GTLPH1645GQLR	GL45

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.





Datasheet of SN74GTLPH1645GQLR - IC BUS TXRX LVTTL-GTLP 56-BGA

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

## SN74GTLPH1645 16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER

SCES290D - OCTOBER 1999 - REVISED SEPTEMBER 2001

### functional description

The SN74GTLPH1645 is a high-drive (100 mA), 16-bit bus transceiver partitioned as two 8-bit segments and is designed for asynchronous communication between data buses. The device transmits data from the A port to the B port or from the B port to the A port, depending on the logic level at the direction-control (DIR) input.  $\overline{\text{OE}}$  can be used to disable the device so the buses are effectively isolated. Data polarity is noninverting.

For A-to-B data flow, when  $\overline{OE}$  is low and DIR is high, the B outputs take on the logic value of the A inputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

The data flow for B to A is similar to A to B, except  $\overline{\mathsf{OE}}$  and DIR are low.

#### **Function Tables**

#### **OUTPUT CONTROL**

INP	UTS	OUTPUT	MODE
OE	DIR	001701	WODE
Н	Χ	Z	Isolation
L	L	B data to A port	True transparent
L	Н	A data to B port	True transparent

#### B-PORT EDGE-RATE CONTROL (ERC)


INPU	JT ERC	OUTPUT
LOGIC LEVEL	NOMINAL VOLTAGE	B-PORT EDGE RATE
L	GND	Slow
Н	Vcc	Fast



## SN74GTLPH1645 16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER

SCES290D - OCTOBER 1999 - REVISED SEPTEMBER 2001

### logic diagram (positive logic)



Pin numbers shown are for the DGG and DGV packages.





Datasheet of SN74GTLPH1645GQLR - IC BUS TXRX LVTTL-GTLP 56-BGA Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

## SN74GTLPH1645 16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER

SCES290D - OCTOBER 1999 - REVISED SEPTEMBER 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $^{\dagger}$
Supply voltage range, $V_{CC}$ and BIAS $V_{CC}$
(see Note 1): A port
Current into any output in the low state, I <sub>O</sub> : A port
Current into any A port output in the high state, I <sub>O</sub> (see Note 2)
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) —50 mA  Output clamp current, $I_{OK}$ ( $V_O < 0$ ) —50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package
Storage temperature range, T <sub>stg</sub>

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.





Datasheet of SN74GTLPH1645GQLR - IC BUS TXRX LVTTL-GTLP 56-BGA Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

## SN74GTLPH1645 16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER

SCES290D - OCTOBER 1999 - REVISED SEPTEMBER 2001

#### recommended operating conditions (see Notes 4 through 7)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub> , BIAS V <sub>CC</sub>	Supply voltage		3.15	3.3	3.45	V
\/	Townsingtion valters	GTL	1.14	1.2	1.26	V
VTT	Termination voltage	GTLP	1.35	1.5	1.65	V
V	Peference veltage	GTL	0.74	0.8	0.87	V
V <sub>REF</sub>	Reference voltage	GTLP	0.87	1	1.1	V
٧.	Input voltage	B port			VTT	V
VI	Input voltage	Except B port		VCC	5.5	V
	High-level input voltage	B port	V <sub>REF</sub> +0.05			
$V_{IH}$		ERC	V <sub>CC</sub> -0.6	Vcc	5.5	V
		Except B port and ERC	2			
		B port			V <sub>REF</sub> -0.05	
$V_{IL}$	Low-level input voltage	ERC		GND	0.6	V
		Except B port and ERC			0.8	
lıK	Input clamp current				-18	mA
lOH	High-level output current	A port			-24	mA
1.	Law law law day day day	A port			24	A
lOL	Low-level output current	B port			100	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled			10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate	-	20			μs/V
TA	Operating free-air temperature		-40		85	°C

- NOTES: 4. All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
  - 5. Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS V<sub>CC</sub> = 3.3 V first, I/O second, and V<sub>CC</sub> = 3.3 V last, because the BIAS V<sub>CC</sub> precharge circuitry is disabled when any V<sub>CC</sub> pin is connected. The control and V<sub>REF</sub> inputs can be connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is acceptable, but generally, GND is connected first.
  - 6. V<sub>TT</sub> and R<sub>TT</sub> can be adjusted to accommodate backplane impedances if the dc recommended I<sub>OL</sub> ratings are not exceeded.
  - 7. VREF can be adjusted to optimize noise margins, but normally is two-thirds VTT. TI-OPC circuitry is enabled in the A-to-B direction and is activated when VTT > 0.7 V above VREF. If operated in the A-to-B direction, VREF should be set to within 0.6 V of VTT to minimize current drain.



Datasheet of SN74GTLPH1645GQLR - IC BUS TXRX LVTTL-GTLP 56-BGA Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

## SN74GTLPH1645 16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER

SCES290D - OCTOBER 1999 - REVISED SEPTEMBER 2001

# electrical characteristics over recommended operating free-air temperature range for GTLP (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
VIK		V <sub>CC</sub> = 3.15 V,	I <sub>I</sub> = -18 mA			-1.2	V
		V <sub>CC</sub> = 3.15 V to 3.45 V,	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.2			
Vон	A port	V <sub>CC</sub> = 3.15 V	I <sub>OH</sub> = -12 mA	2.4			V
		vCC = 3.13 v	$I_{OH} = -24 \text{ mA}$	2			
	$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	I <sub>OL</sub> = 100 μA			0.2		
	A port	V <sub>CC</sub> = 3.15 V	$I_{OL} = 12 \text{ mA}$			0.4	
VOL		VCC = 3.13 V	$I_{OL} = 24 \text{ mA}$			0.5	V
VOL			$I_{OL} = 10 \text{ mA}$			0.2	V
	B port	ort $V_{CC} = 3.15 \text{ V}$	$I_{OL} = 64 \text{ mA}$			0.4	
		I <sub>OL</sub> = 100 mA			0.55		
lį	Control inputs	V <sub>CC</sub> = 3.45 V,	$V_{I} = 0 \text{ or } 5.5 \text{ V}$			±10	μΑ
. +	A port	V 0.45 V	$V_O = V_{CC}$			10	
IOZH <sup>‡</sup>	B port	V <sub>CC</sub> = 3.45 V	V <sub>O</sub> = 1.5 V			10	μΑ
lozL <sup>‡</sup>	A and B ports	V <sub>CC</sub> = 3.45 V,	V <sub>O</sub> = GND			-10	μΑ
I <sub>BHL</sub> §	A port	V <sub>CC</sub> = 3.15 V,	V <sub>I</sub> = 0.8 V	75			μΑ
I <sub>BHH</sub> ¶	A port	V <sub>CC</sub> = 3.15 V,	V <sub>I</sub> = 2 V	-75			μΑ
IBHLO#	A port	V <sub>CC</sub> = 3.45 V,	$V_I = 0$ to $V_{CC}$	500			μΑ
Івнно	A port	V <sub>CC</sub> = 3.45 V,	$V_I = 0$ to $V_{CC}$	-500			μΑ
		V <sub>CC</sub> = 3.45 V, I <sub>O</sub> = 0,	Outputs high			40	
ICC	A or B port	V <sub>I</sub> (A or control input) = V <sub>CC</sub> or GND,	Outputs low			40	mA
		V <sub>I</sub> (B port) = V <sub>TT</sub> or GND	Outputs disabled			40	
ΔlCC*		$V_{CC}$ = 3.45 V, One A-port or control input Other A or control inputs at $V_{CC}$ or GND	at V <sub>CC</sub> – 0.6 V,			1.5	mA
Ci	Control inputs	V <sub>I</sub> = 3.15 V or 0			4	5	pF
C.	A port	V <sub>O</sub> = 3.15 V or 0			6.5	7.5	nE.
C <sub>io</sub>	B port	V <sub>O</sub> = 1.5 V or 0			9.5	11	pF

<sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### hot-insertion specifications for A port over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS			MAX	UNIT
l <sub>off</sub>	$V_{CC} = 0$ ,	BIAS $V_{CC} = 0$ ,	$V_{I}$ or $V_{O} = 0$ to 5.5 V		10	μΑ
lozpu	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	$V_0 = 0.5 V \text{ to } 3 V,$	OE = 0		±30	μΑ
I <sub>OZPD</sub>	$V_{CC} = 1.5 \text{ V to } 0,$	$V_0 = 0.5 \text{ V to 3 V},$	OE = 0		±30	μΑ



For I/O ports, the parameters IOZH and IOZL include the input leakage current.

<sup>§</sup> The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub>max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub>max.

The bus-hold circuit can source at least the minimum high sustaining current at V<sub>IH</sub>min. I<sub>BHH</sub> should be measured after raising V<sub>IN</sub> to V<sub>CC</sub> and then lowering it to V<sub>IH</sub>min.

<sup>#</sup> An external driver must source at least I<sub>BHLO</sub> to switch this node from low to high.

An external driver must sink at least IBHHO to switch this node from high to low.

<sup>\*</sup>This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



Datasheet of SN74GTLPH1645GQLR - IC BUS TXRX LVTTL-GTLP 56-BGA Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

## SN74GTLPH1645 16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER

SCES290D - OCTOBER 1999 - REVISED SEPTEMBER 2001

## live-insertion specifications for B port over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
l <sub>off</sub>	$V_{CC} = 0$ ,	BIAS $V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 1.5 $V$		10	μΑ
lozpu	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	BIAS $V_{CC} = 0$ ,	$V_0 = 0.5 \text{ V to } 1.5 \text{ V}, \overline{OE} = 0$		±30	μΑ
lozpd	$V_{CC} = 1.5 \text{ V to } 0,$	BIAS $V_{CC} = 0$ ,	$V_0 = 0.5 \text{ V to } 1.5 \text{ V}, \overline{OE} = 0$		±30	μΑ
In a (DIAC)(an)	V <sub>CC</sub> = 0 to 3.15 V	DIAC Var 2 45 Vac 2 45 V	\\- \(\D = \art\) \Q t= 4.5.\\		5	mA
ICC (BIAS VCC)	V <sub>CC</sub> = 3.15 V to 3.45 V	BIAS $V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	$V_O$ (B port) = 0 to 1.5 V		10	μΑ
Vo	$V_{CC} = 0$ ,	BIAS $V_{CC} = 3.3 \text{ V}$ ,	I <sub>O</sub> = 0	0.95	1.05	V
lo	$V_{CC} = 0$ ,	BIAS $V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	V <sub>O</sub> (B port) = 0.6 V	-1		μΑ

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $V_{TT}$ = 1.5 V and $V_{REF}$ = 1 V for GTLP (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE†	MIN	түр‡	MAX	UNIT
<sup>t</sup> PLH	А	В	Slow	3.9		7.2	ns
<sup>t</sup> PHL	A	Ь	Slow	3.1		8.4	115
<sup>t</sup> PLH	А	В	Fast	2.6		5.7	ns
<sup>t</sup> PHL	A	В	rasi	2.1		5.8	115
<sup>t</sup> en	ŌĒ	В	Slow	4.1		7.3	ns
<sup>t</sup> dis	OE	В	Slow	4		9.4	
<sup>t</sup> en	ŌĒ	В	Fast	2.9		5.9	ns
<sup>t</sup> dis				4		6.9	
•	Rise time, B outp	uto (200/ to 900/)	Slow	3			ns
t <sub>r</sub>	Kise time, B outp	uis (20 % to 60 %)	Fast	1.5			115
+r	t <sub>f</sub> Fall time, B outputs (80% to 20%)		Slow		4		ns
t <sub>f</sub>	r an time, b outpo		Fast	2.5			115
<sup>t</sup> PLH	В	Α		0.5		6.7	ns
<sup>t</sup> PHL		^		1.2		4.5	115
<sup>t</sup> en	ŌĒ	А	_	1.1		6.3	ns
<sup>t</sup> dis	OE .		_	1.7		5.1	

<sup>†</sup> Slow ( $\overline{ERC}$  = GND) and Fast ( $\overline{ERC}$  =  $V_{CC}$ )




<sup>&</sup>lt;sup>‡</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .




## SN74GTLPH1645 16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER

SCES290D - OCTOBER 1999 - REVISED SEPTEMBER 2001


#### PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR A OUTPUTS



LOAD CIRCUIT FOR B OUTPUTS



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\approx$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \approx 2$  ns.  $t_f \approx 2$  ns.
  - D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms




# Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com SN74GTLPH1645

16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER

SCES290D - OCTOBER 1999 - REVISED SEPTEMBER 2001

#### DISTRIBUTED-LOAD BACKPLANE SWITCHING CHARACTERISTICS

The preceding switching characteristics table shows the switching characteristics of the device into a lumped load (Figure 1). However, the designer's backplane application probably is a distributed load. The physical representation is shown in Figure 2. This backplane, or distributed load, can be approximated closely to a resistor inductance capacitance (RLC) circuit, as shown in Figure 3. This device has been designed for optimum performance in this RLC circuit. The following switching characteristics table shows the switching characteristics of the device into the RLC load, to help the designer better understand the performance of the GTLP device in this typical backplane. See www.ti.com/sc/gtlp for more information.






Figure 2. High-Drive Test Backplane

Figure 3. High-Drive RLC Network

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $V_{TT}$  = 1.5 V and  $V_{REF}$  = 1 V for GTLP (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE†	TYP <sup>‡</sup>	UNIT	
<sup>t</sup> PLH	А	A B Slow		4.9	ns	
<sup>t</sup> PHL	A	Ь	Slow	4.9	116	
t <sub>PLH</sub>	А	В	Fast	3.7		
<sup>t</sup> PHL	A	Ь	Fasi	3.7	ns	
t <sub>en</sub>	ŌĒ	В	Slow	5.1	ns	
<sup>t</sup> dis	OL	Ь	Slow	5.4		
t <sub>en</sub>	ŌĒ	В	Fast	4.1	ns	
<sup>t</sup> dis	OL	Ь	Fasi	4.1	115	
	District Burks		Slow	2	20	
t <sub>r</sub>	Rise time, B outp	Fast	1.2	ns		
	Fall time, B outputs (80% to 20%)		Slow		no	
t <sub>f</sub>	raii time, B outpt	Fast	1.8	ns		

<sup>†</sup> Slow (ERC = GND) and Fast (ERC = V<sub>CC</sub>)



<sup>‡</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . All values are derived from TI-SPICE models.



Datasheet of SN74GTLPH1645GQLR - IC BUS TXRX LVTTL-GTLP 56-BGA Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


### MECHANICAL DATA

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

### DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153

14/16/20/56 Pins - MO-194






## **MECHANICAL DATA**

## GQL (R-PBGA-N56)

## PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.





Datasheet of SN74GTLPH1645GQLR - IC BUS TXRX LVTTL-GTLP 56-BGA Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


### **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

### DGG (R-PDSO-G\*\*)

#### **48 PINS SHOWN**

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



# **Distributor of Texas Instruments: Excellent Integrated System Limited**Datasheet of SN74GTLPH1645GQLR - IC BUS TXRX LVTTL-GTLP 56-BGA

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated