

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

[Texas Instruments](#)
[CSD88537ND](#)

For any questions, you can email us directly:

sales@integrated-circuit.com

CSD88537ND Dual 60-V N-Channel NexFET™ Power MOSFET

1 Features


- Ultra-Low Q_g and Q_{gd}
- Avalanche Rated
- Pb Free
- RoHS Compliant
- Halogen Free

2 Applications

- Half Bridge for Motor Control
- Synchronous Buck Converter

3 Description

This dual SO-8, 60 V, 12.5 mΩ NexFET™ power MOSFET is designed to serve as a half bridge in low current motor control applications.



Product Summary

$T_A = 25^\circ\text{C}$		TYPICAL VALUE		UNIT
V_{DS}	Drain-to-Source Voltage	60		V
Q_g	Gate Charge Total (10 V)	14		nC
Q_{gd}	Gate Charge Gate-to-Drain	2.3		nC
$R_{DS(on)}$	Drain-to-Source On-Resistance	$V_{GS} = 6\text{ V}$	15	mΩ
		$V_{GS} = 10\text{ V}$	12.5	mΩ
$V_{GS(th)}$	Threshold Voltage	3.0		V

Ordering Information⁽¹⁾

Device	Media	Qty	Package	Ship
CSD88537ND	13-Inch Reel	2500	SO-8 Plastic Package	Tape and Reel
CSD88537NDT	7-Inch Reel	250		

(1) For all available packages, see the orderable addendum at the end of the data sheet.


Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$		VALUE	UNIT
V_{DS}	Drain-to-Source Voltage	60	V
V_{GS}	Gate-to-Source Voltage	± 20	V
I_D	Continuous Drain Current (Package limited)	15	A
	Continuous Drain Current (Silicon limited), $T_C = 25^\circ\text{C}$	16	
	Continuous Drain Current ⁽¹⁾	8.0	
I_{DM}	Pulsed Drain Current, $T_A = 25^\circ\text{C}$ ⁽²⁾	108	A
P_D	Power Dissipation ⁽¹⁾	2.1	W
T_J, T_{stg}	Operating Junction and Storage Temperature Range	-55 to 150	°C
E_{AS}	Avalanche Energy, single pulse $I_D = 32, L = 0.1\text{ mH}, R_G = 25\text{ }\Omega$	51	mJ


(1) Typical $R_{\theta JA} = 60^\circ\text{C/W}$ on a 1-inch², 2-oz. Cu pad on a 0.06-inch thick FR4 PCB.

(2) Max $R_{\theta JL} = 20^\circ\text{C/W}$, pulse duration $\leq 100\text{ }\mu\text{s}$, duty cycle $\leq 1\%$

$R_{DS(on)}$ vs V_{GS}



Gate Charge



An **IMPORTANT NOTICE** at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. **PRODUCTION DATA**.

CSD88537ND

SLPS455A – JANUARY 2014 – REVISED AUGUST 2014

www.ti.com**Table of Contents**

1	Features	1	
2	Applications	1	
3	Description	1	
4	Revision History	2	
5	Specifications	3	
5.1	Electrical Characteristics	3	
5.2	Thermal Information	3	
5.3	Typical MOSFET Characteristics	4	
6	Device and Documentation Support	7	
6.1	Trademarks	7	
6.2	Electrostatic Discharge Caution	7	
6.3	Glossary	7	
7	Mechanical, Packaging, and Orderable Information	8	
7.1	SO-8 Package Dimensions	8	
7.2	Recommended PCB Pattern and Stencil Opening	9	

4 Revision History**Changes from Original (January 2014) to Revision A**

		Page
•	Pulsed drain current increased from 62 to 108 A	1
•	Updated pulsed drain current conditions	1
•	Changed $R_{\theta JC}$ to $R_{\theta JL}$ in <i>Thermal Information</i>	3
•	Updated the SOA in Figure 10	6

5 Specifications

5.1 Electrical Characteristics

($T_A = 25^\circ\text{C}$ unless otherwise stated)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC CHARACTERISTICS					
BV_{DSS}	Drain-to-Source Voltage $V_{\text{GS}} = 0 \text{ V}, I_{\text{D}} = 250 \mu\text{A}$	60			V
I_{DSS}	Drain-to-Source Leakage Current $V_{\text{GS}} = 0 \text{ V}, V_{\text{DS}} = 48 \text{ V}$		1		μA
I_{GSS}	Gate-to-Source Leakage Current $V_{\text{DS}} = 0 \text{ V}, V_{\text{GS}} = 20 \text{ V}$		100		nA
$V_{\text{GS}(\text{th})}$	Gate-to-Source Threshold Voltage $V_{\text{DS}} = V_{\text{GS}}, I_{\text{D}} = 250 \mu\text{A}$	2.6	3	3.6	V
$R_{\text{DS}(\text{on})}$	Drain-to-Source On-Resistance $V_{\text{GS}} = 6 \text{ V}, I_{\text{D}} = 8 \text{ A}$		15	19	$\text{m}\Omega$
	$V_{\text{GS}} = 10 \text{ V}, I_{\text{D}} = 8 \text{ A}$		12.5	15	$\text{m}\Omega$
g_{fs}	Transconductance $V_{\text{DS}} = 30 \text{ V}, I_{\text{D}} = 8 \text{ A}$		42		S
DYNAMIC CHARACTERISTICS					
C_{iss}	Input Capacitance		1080	1400	pF
C_{oss}	Output Capacitance	$V_{\text{GS}} = 0 \text{ V}, V_{\text{DS}} = 30 \text{ V}, f = 1 \text{ MHz}$	133	173	pF
C_{rss}	Reverse Transfer Capacitance		4	5.2	pF
R_{G}	Series Gate Resistance		5.5	11	Ω
Q_g	Gate Charge Total (10 V)	$V_{\text{DS}} = 30 \text{ V}, I_{\text{D}} = 8 \text{ A}$	14	18	nC
Q_{gd}	Gate Charge Gate-to-Drain		2.3		nC
Q_{gs}	Gate Charge Gate-to-Source		4.6		nC
$Q_{\text{g}(\text{th})}$	Gate Charge at V_{th}		3.4		nC
Q_{oss}	Output Charge	$V_{\text{DS}} = 30 \text{ V}, V_{\text{GS}} = 0 \text{ V}$	25		nC
$t_{\text{d}(\text{on})}$	Turn On Delay Time	$V_{\text{DS}} = 30 \text{ V}, V_{\text{GS}} = 10 \text{ V}, I_{\text{D}} = 8 \text{ A}, R_{\text{G}} = 0 \Omega$	6		ns
t_r	Rise Time		15		ns
$t_{\text{d}(\text{off})}$	Turn Off Delay Time		5		ns
t_f	Fall Time		19		ns
DIODE CHARACTERISTICS					
V_{SD}	Diode Forward Voltage $I_{\text{SD}} = 8 \text{ A}, V_{\text{GS}} = 0 \text{ V}$		0.8	1	V
Q_{rr}	Reverse Recovery Charge	$V_{\text{DS}} = 30 \text{ V}, I_{\text{F}} = 8 \text{ A}, \text{di/dt} = 300 \text{ A}/\mu\text{s}$	50		nC
t_{rr}	Reverse Recovery Time		30		ns

5.2 Thermal Information

($T_A = 25^\circ\text{C}$ unless otherwise stated)

THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta\text{JL}}$ Junction-to-Lead Thermal Resistance ⁽¹⁾			20	
$R_{\theta\text{JA}}$ Junction-to-Ambient Thermal Resistance ⁽¹⁾⁽²⁾			75	$^\circ\text{C}/\text{W}$

(1) $R_{\theta\text{JL}}$ is determined with the device mounted on a 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu pad on a 1.5-inches \times 1.5-inches (3.81-cm \times 3.81-cm), 0.06-inch (1.52-mm) thick FR4 PCB. $R_{\theta\text{JL}}$ is specified by design, whereas $R_{\theta\text{JA}}$ is determined by the user's board design.
 (2) Device mounted on FR4 material with 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu.

CSD88537ND

SLPS455A –JANUARY 2014–REVISED AUGUST 2014

www.ti.com

5.3 Typical MOSFET Characteristics

($T_A = 25^\circ\text{C}$ unless otherwise stated)




Figure 1. Transient Thermal Impedance




Figure 2. Saturation Characteristics




Figure 3. Transfer Characteristics

Typical MOSFET Characteristics (continued)

($T_A = 25^\circ\text{C}$ unless otherwise stated)




Figure 4. Gate Charge




Figure 5. Capacitance




Figure 6. Threshold Voltage vs Temperature




Figure 7. On-State Resistance vs Gate-to-Source Voltage




Figure 8. Normalized On-State Resistance vs Temperature




Figure 9. Typical Diode Forward Voltage

CSD88537ND

SLPS455A – JANUARY 2014 – REVISED AUGUST 2014

www.ti.com

Typical MOSFET Characteristics (continued)

($T_A = 25^\circ\text{C}$ unless otherwise stated)




Figure 10. Maximum Safe Operating Area




Figure 11. Single Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature

6 Device and Documentation Support

6.1 Trademarks

NexFET is a trademark of Texas Instruments.

6.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.3 Glossary

[SLYZ022 — TI Glossary](#).

This glossary lists and explains terms, acronyms, and definitions.

CSD88537ND


SLPS455A – JANUARY 2014 – REVISED AUGUST 2014

www.ti.com

7 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 SO-8 Package Dimensions



1. All linear dimensions are in inches (millimeters).
2. This drawing is subject to change without notice.
3. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0.15) each side.
4. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0.43) each side.
5. Reference JEDEC MS-012 variation AA.

7.2 Recommended PCB Pattern and Stencil Opening



1. All linear dimensions are in millimeters.
2. This drawing is subject to change without notice.
3. Publication IPC-7351 is recommended for alternate designs.
4. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
5. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CSD88537ND	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-55 to 150	88537N	Samples
CSD88537NDT	ACTIVE	SOIC	D	8	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-55 to 150	88537N	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com