

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

<u>Texas Instruments</u> <u>SN74SSTV32877GKER</u>

For any questions, you can email us directly: sales@integrated-circuit.com



Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

Obsolete Device

SN74SSTV32877 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS

SCES378B - OCTOBER 2001 - REVISED MAY 2002

- Member of the Texas Instruments Widebus+™ Family
- Supports SSTL_2 Data Inputs
- Outputs Meet SSTL_2 Class II Specifications
- Differential Clock Inputs (CLK and CLK)
- Supports LVCMOS Switching Levels on the RESET Input
- RESET Input Disables Differential Input Receivers, Resets All Registers, and Forces All Outputs Low

- Flow-through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description

This 26-bit registered buffer is designed for 2.3-V to 2.7-V V_{CC} operation.

All inputs are SSTL_2, except the LVCMOS reset (RESET) input. All outputs are SSTL_2, Class II compatible.

The SN74SSTV32877 operates from a differential clock (CLK and $\overline{\text{CLK}}$). Data are registered at the crossing of CLK going high and $\overline{\text{CLK}}$ going low.

The device supports low-power standby operation. When $\overline{\text{RESET}}$ is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (V_{REF}) inputs are allowed. In addition, when $\overline{\text{RESET}}$ is low, all registers are reset and all outputs are forced low. The LVCMOS $\overline{\text{RESET}}$ input always must be held at a valid logic high or low level. When $\overline{\text{OE}}$ and $\overline{\text{RESET}}$ are high, the outputs are in the high-impedance state.

To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+ is a trademark of Texas Instruments.





Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74SSTV32877

Obsolete Device

26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS

SCES378B - OCTOBER 2001 - REVISED MAY 2002

GKE PACKAGE (TOP VIEW)

2 3 4 5 6 00000 Α 00000 В 00000 С 00000 D 00000 Ε 00000 F 00000 G 00000 Н 00000 J 00000 K L 00000 00000 М 00000 Ν 00000 Р R 00000 т 00000

terminal assignments

_	1	2	3	4	5	6
Α	D1	Vcc	GND	V_{DDQ}	Q1	Q2
В	D3	D2	V _{REF}	GND	Q3	Q4
С	D5	D4	NC	GND	Q5	Q6
D	D7	D6	GND	V_{DDQ}	Q7	Q8
Е	D9	D8	Vcc	GND	Q9	V_{DDQ}
F	D11	D10	GND	V_{DDQ}	Q10	GND
G	D13	D12	Vcc	V_{DDQ}	Q12	Q11
Н	D15	D14	GND	GND	GND	Q13
J	CLK	NC	GND	GND	GND	Q14
K	CLK	RESET	Vcc	V_{DDQ}	Q15	Q16
L	D16	D17	GND	V_{DDQ}	Q17	GND
М	D18	D19	Vcc	GND	Q18	V_{DDQ}
N	D20	D21	GND	V_{DDQ}	Q20	Q19
Р	D22	D23	NC	GND	Q22	Q21
R	D24	D25	ŌĒ	GND	Q24	Q23
Т	D26	Vcc	GND	V_{DDQ}	Q26	Q25

ORDERING INFORMATION

TA	PACK	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	LFBGA – GKE	Tape and reel	SN74SSTV32877GKER	SV877

T Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

		INPUTS			OUTPUT
RESET	ŌĒ	CLK	CLK	D	Q
Н	L	↑	\downarrow	Н	Н
Н	L	\uparrow	\downarrow	L	L
Н	L	L or H	L or H	Χ	Q_0
Н	Н	Χ	Χ	Χ	Z
L	X or floating	X or floating	X or floating	X or floating	L




Datasheet of SN74SSTV32877GKER - IC REGISTERED BUFF 26BIT 96LFBGA

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

Obsolete Device

SN74SSTV32877 **26-BIT REGISTERED BUFFER** WITH SSTL_2 INPUTS AND OUTPUTS SCES378B - OCTOBER 2001 - REVISED MAY 2002

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC} or V _{DDQ}	
Input voltage range, V _I (see Note 1)	$\dots \dots -0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V _O (see Notes 1 and 2)	–0.5 V to V _{DDQ} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{DDQ})	
Continuous output current, I_O ($V_O = 0$ to V_{DDQ})	
Continuous current through each V _{CC} , V _{DDQ} , or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3)	40°C/W
Storage temperature range, Teta	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This value is limited to 3.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.





Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

Obsolete Device

SN74SSTV32877 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS

SCES378B - OCTOBER 2001 - REVISED MAY 2002

recommended operating conditions (see Note 4)

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		V_{DDQ}		2.7	V
V _{DDQ}	Output supply voltage		2.3		2.7	V
VREF	Reference voltage (V _{REF} = V _{DDQ} /2)		1.15	1.25	1.35	V
VTT	Termination voltage		V _{REF} -40mV	V _{REF}	V _{REF} +40mV	V
٧ _I	Input voltage		0		Vcc	V
VIH	AC high-level input voltage	OE, data inputs	V _{REF} +310mV			V
V _{IL}	AC low-level input voltage	OE, data inputs			V _{REF} -310mV	V
VIH	DC high-level input voltage	OE, data inputs	V _{REF} +150mV			V
V _{IL}	DC low-level input voltage	OE, data inputs			V _{REF} -150mV	V
VIH	High-level input voltage	RESET	1.7			V
V _{IL}	Low-level input voltage	RESET			0.7	V
VICR	Common-mode input voltage range	CLK, CLK	0.97		1.53	V
V _{I(PP)}	Peak-to-peak input voltage	CLK, CLK	360			mV
loн	High-level output current	•			-20	m ^
lOL	Low-level output current				20	mA
TA	Operating free-air temperature		0		70	°C

NOTE 4: The RESET input of the device must be held at VCC or GND to ensure proper device operation. The differential inputs must not be floating unless RESET is low. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.





Datasheet of SN74SSTV32877GKER - IC REGISTERED BUFF 26BIT 96LFBGA

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

Obsolete Device

SN74SSTV32877 **26-BIT REGISTERED BUFFER** WITH SSTL_2 INPUTS AND OUTPUTS SCES378B - OCTOBER 2001 - REVISED MAY 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIO	NS	VCC	MIN	TYP [†]	MAX	UNIT
VIK		I _I = -18 mA		2.3 V			-1.2	V
V		I _{OH} = -100 μA	2.3 V to 2.7 V	V _{CC} -0.	.2		V	
VOH		I _{OH} = -16 mA	2.3 V	1.95			V	
Vol		I _{OL} = 100 μA		2.3 V to 2.7 V			0.2	V
VOL		I _{OL} = 16 mA	2.3 V			0.35	V	
lj	All inputs	$V_I = V_{CC}$ or GND		2.7 V			±5	μΑ
	Static standby	RESET = GND					40	μΑ
ICC	Static operating	$\overline{RESET} = V_{CC}, V_I = V_{IH(AC)} \text{ or } V_{IL(AC)}$	IO = 0	2.7 V			95	mA
ICCD	Dynamic operating – clock only	RESET = V _{CC} , V _I = V _{IH} (AC) or V _{IL} (AC), CLK and CLK switching 50% duty cycle				44		μΑ/ MHz
	Dynamic operating – per each data input	RESET = V _{CC} , V _I = V _{IH} (AC) or V _{IL} (AC), CLK and CLK switching 50% duty cycle, One data input switching at one-half clock frequency, 50% duty cycle	I _O = 0	2.5 V		5		μΑ/ clock MHz/ D input
loz	Outputs	$V_O = V_{CC}$ or GND,	V _I (OE) = V _{CC}	2.7 V			±10	μΑ
rОН	Output high	I _{OH} = -20 mA		2.3 V to 2.7 V	7		20	Ω
rOL	Output low	I _{OL} = 20 mA		2.3 V to 2.7 V	7		20	Ω
r _{O(Δ)}	r _{OH} - r _{OL}	I _O = 20 mA, T _A = 25°C		2.5 V		-	6	Ω
	Data inputs and OE	$V_I = V_{REF} \pm 310 \text{ mV}$			2.5	3.3	4	
C _i ‡	CLK, CLK	V _{ICR} = 1.25 V,	V _{I(PP)} = 360 mV	2.5 V	3	3.5	4	pF
	RESET	V _I = V _{CC} or GND	· ,	1	3	4	4.5	
C _o ‡	Outputs	V _O = 1.7 V or 0.8 V		2.5 V	6.5	7.6	9	pF

[†] All typical values are at $V_{CC} = 2.5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[‡] Measured with 50-MHz input frequency



Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

Obsolete Device

SN74SSTV32877 **26-BIT REGISTERED BUFFER** WITH SSTL 2 INPUTS AND OUTPUTS SCES378B - OCTOBER 2001 - REVISED MAY 2002

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				V _{CC} =		UNIT				
				MIN MAX 200 MHz 2.5 ns						
fclock	Clock frequency	ck frequency								
t _W	Pulse duration, CL	2.5		ns						
tact	Differential inputs a		22	ns						
tinact	Differential inputs i		22	ns						
	Catua tima	Fast slew rate (see Notes 7 and 9)	But I if a guid	0.75		ns				
t _{su}	Setup time	Slow slew rate (see Notes 8 and 9)	Data before CLK↑, CLK↓	0.9						
.	Hold time	Fast slew rate (see Notes 7 and 9)		0.75						
t _h	noid tillie	Slow slew rate (see Notes 8 and 9)	Data after CLK↑, CLK↓	0.9		ns				

NOTES: 5. Data inputs must be low a minimum time of tact min, after RESET is taken high.

- 6. Data and clock inputs must be held at valid levels (not floating) a minimum time of t_{inact} min, after RESET is taken low.
- 7. Data signal input slew rate ≥1 V/ns
- 8. Data signal input slew rate ≥0.5 V/ns and <1 V/ns
- 9. CLK, CLK input slew rates are ≥1 V/ns.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =	UNIT	
	(1141-01)	(001701)	MIN	MAX	
f _{max}			200		MHz
t _{pd}	CLK and CLK	Q	1.1	2.8	ns
^t PHL	RESET	Q		5	ns
t _{en}	ŌĒ	Q		5	ns
^t dis	ŌĒ	Q		6.3	ns



Datasheet of SN74SSTV32877GKER - IC REGISTERED BUFF 26BIT 96LFBGA


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

Obsolete Device

SN74SSTV32877 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS

SCES378B - OCTOBER 2001 - REVISED MAY 2002

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 - B. I_{CC} tested with clock and data inputs held at V_{CC} or GND, and I_{O} = 0 mA.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z $_{O}$ = 50 Ω , input slew rate = 1 V/ns \pm 20% (unless otherwise noted).
 - E. The outputs are measured one at a time with one transition per measurement.
 - F. VTT = VRFF = VDDQ/2
 - G. $V_{IH} = V_{REF} + 310 \text{ mV}$ (ac voltage levels) for differential inputs. $V_{IH} = V_{CC}$ for LVCMOS input.
 - H. $V_{IL} = V_{REF} 310 \text{ mV}$ (ac voltage levels) for differential inputs. $V_{IL} = GND$ for LVCMOS input.
 - I. tpLz and tpHz are the same as tdis.
 - J. tpzi and tpzH are the same as ten.
 - K. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms





Datasheet of SN74SSTV32877GKER - IC REGISTERED BUFF 26BIT 96LFBGA Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

2-Mar-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74SSTV32877GKER	OBSOLETE	LFBGA	GKE	96		TBD	Call TI	Call TI	0 to 70	SV877	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Ti's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


Addendum-Page 1



MECHANICAL DATA

GKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-205 variation CC.
- D. This package is tin-lead (SnPb). Refer to the 96 ZKE package (drawing 4204493) for lead-free.





Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74SSTV32877GKER - IC REGISTERED BUFF 26BIT 96LFBGA Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals www.ti.com/computers **Data Converters** dataconverter.ti.com **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial

 Clocks and Timers
 www.ti.com/clocks
 Industrial
 www.ti.com/industrial

 Interface
 interface.ti.com
 Medical
 www.ti.com/medical

 Logic
 logic.ti.com
 Security
 www.ti.com/security

Power Mgmt Space, Avionics and Defense <u>www.ti.com/space-avionics-defense</u>

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated