

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments SN74GTLP21395PWR

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>



•

SN74GTLP21395 TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS STRUMENTS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY

SCES350C-JUNE 2001-REVISED DECEMBER 2005

20 1 10EBY

18 20EBY

19 2T/C

17 GND

15 ERC

16 🛛 1B

14 🛛 2B

Latch-Up Performance Exceeds 100 mA Per

Polarity Control Selects True or

ESD Protection Exceeds JESD 22

- 200-V Machine Model (A115-A)

1Y 🛛

1T/C 🛛 2

2Y 🛛 3

V_{CC} [] 6

1A 🛛 7

GND [4

10EAB

1

5

– 2000-V Human-Body Model (A114-A)

- 1000-V Charged-Device Model (C101)

DGV, DW, OR PW PACKAGE

(TOP VIEW)

Complementary Outputs

JESD 78, Class II

FEATURES

EXAS

www.ti.com

- **TI-OPC™** Circuitry Limits Ringing on **Unevenly Loaded Backplanes**
- OEC[™] Circuitry Improves Signal Integrity and **Reduces Electromagnetic Interference**
- **Bidirectional Interface Between GTLP Signal** Levels and LVTTL Logic Levels
- Split LVTTL Port Provides a Feedback Path for Control and Diagnostics Monitoring
- Y Outputs Have Equivalent 26-Ω Series **Resistors, So No External Resistors Are** Required
- LVTTL Interfaces Are 5-V Tolerant
- High-Drive GTLP Outputs (100 mA)
- LVTTL Outputs (-12 mA/12 mA)
- Variable Edge-Rate Control (ERC) Input Selects GTLP Rise and Fall Times for Optimal Data-Transfer Rate and Signal Integrity in **Distributed Loads**
- I_{off}, Power-Up 3-State, and BIAS V_{CC} Support Live Insertion

DESCRIPTION/ORDERING INFORMATION

GND 8 13 GND 12 VREF 2A 🛛 9 11 BIAS V_{CC} 20EAB 10 The SN74GTLP21395 is two 1-bit, high-drive, 3-wire bus transceivers that provide LVTTL-to-GTLP and GTLP-to-LVTTL signal-level translation for applications, such as primary and secondary clocks, that require individual output-enable and true/complement controls. The device allows for transparent and inverted transparent modes of data transfer with separate LVTTL input and LVTTL output pins, which provide a feedback path for control and diagnostics monitoring. The device provides a high-speed interface between cards operating

at LVTTL logic levels and a backplane operating at GTLP signal levels and is designed especially to work with the Texas Instruments 3.3-V 1394 backplane physical-layer controller. High-speed (about three times faster than standard LVTTL or TTL) backplane operation is a direct result of GTLP reduced output swing (<1 V), reduced input threshold levels, improved differential input, OEC[™] circuitry, and TI-OPC[™] circuitry. Improved GTLP OEC and TI-OPC circuitry minimizes bus settling time, and have been designed and tested using several backplane models. The high drive allows incident-wave switching in heavily loaded backplanes, with equivalent load impedance down to 11 Ω .

The Y outputs, which are designed to sink up to 12 mA, include equivalent $26 \cdot \Omega$ resistors to reduce overshoot and undershoot.

GTLP is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification of the SN74GTLP21395 is given only at the preferred higher noise margin GTLP, but the user has the flexibility of using this device at either GTL ($V_{TT} = 1.2$ V and $V_{REF} = 0.8$ V) or GTLP ($V_{TT} = 1.5$ V and $V_{REF} = 1$ V) signal levels. For information on using GTLP devices in FB+/BTL applications, refer to TI application reports, Texas Instruments GTLP Frequently Asked Questions, literature number SCEA019, and GTLP in BTL Applications, literature number SCEA017.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TI-OPC, OEC are trademarks of Texas Instruments.



SN74GTLP21395 TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY



SCES350C-JUNE 2001-REVISED DECEMBER 2005

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

Normally, the B port operates at GTLP signal levels. The A-port and control inputs operate at LVTTL logic levels, but are 5-V tolerant and are compatible with TTL or 5-V CMOS devices. V_{REF} is the B-port differential input reference voltage.

This device is fully specified for live-insertion applications using I_{off} , power-up 3-state, and BIAS V_{CC} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS V_{CC} circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.

This GTLP device features TI-OPC circuitry, which actively limits the overshoot caused by improperly terminated backplanes, unevenly distributed cards, or empty slots during low-to-high signal transitions. This improves signal integrity, which allows adequate noise margin to be maintained at higher frequencies.


High-drive GTLP backplane interface devices feature adjustable edge-rate control (ERC). Changing the ERC input voltage between low and high adjusts the B-port output rise and fall times. This allows the designer to optimize system data-transfer rate and signal integrity to the backplane load.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable (\overline{OE}) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

T _A	PAG	CKAGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC - DW	Tube	SN74GTLP21395DW	GTLP21395
	50IC - DW	Tape and reel	SN74GTLP21395DWR	GILP21395
–40°C to 85°C	TSSOP – PW	Tape and reel	SN74GTLP21395PWR	GU395
	TVSOP – DGV	Tape and reel	SN74GTLP21395DGVR	GU395
	VFBGA – GQN	Tape and reel	SN74GTLP21395GQNR	GU395

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



TERMINAL ASSIGNMENTS

	1	2	3	4
Α	1T/C	1Y	10EBY	2T/ C
В	GND	GND	2Y	2OEBY
С	V _{CC}	1 <mark>OEAB</mark>	ERC	1B
D	GND	GND	1A	2B
Е	2 <mark>0EAB</mark>	2A	BIAS V _{CC}	V _{REF}





SN74GTLP21395 TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY

SCES350C-JUNE 2001-REVISED DECEMBER 2005

FUNCTIONAL DESCRIPTION

The output-enable (1 \overline{OEAB} , 1 \overline{OEBY}) and polarity-control (1T/ \overline{C}) inputs control 1A, 1B, and 1Y. 2 \overline{OEAB} , 2 \overline{OEBY} , and 2T/ \overline{C} control 2A, 2B, and 2Y.

OEAB controls the activity of the B port. When OEAB is low, the B-port output is active. When OEAB is high, the B-port output is disabled.

A separate LVTTL A input and Y output provide a feedback path for control and diagnostics monitoring. <u>OEBY</u> controls the Y output. When <u>OEBY</u> is low, the Y output is active. When <u>OEBY</u> is high, the Y output is disabled.

 T/\overline{C} selects polarity of data transmission in both directions. When T/\overline{C} is high, data transmission is true, and A data goes to the B bus and B data goes to the Y bus. When T/\overline{C} is low, data transmission is complementary, and inverted A data goes to the B bus and inverted B data goes to the Y bus.

FUNCTION TABLES

OUTPUT CONTROL

	INPUTS		OUTPUT	MODE
T/C	OEAB	OEBY	001701	MODE
Х	Н	Н	Z	Isolation
Н	L	Н	A data to B bus	
н	Н	L	B data to Y bus	True transparent
н	L	L	A data to B bus, B data to Y bus	True transparent with feedback path
L	L	Н	Inverted A data to B bus	Inverted transporent
L	Н	L	Inverted B data to Y bus	Inverted transparent
L	L	L	Inverted A data to B bus, Inverted B data to Y bus	Inverted transparent with feedback path

OUTPUT EDGE-RATE CONTROL (ERC)


INPUT ERC	OUTPUT B-PORT
LOGIC LEVEL	EDGE RATE
Н	Slow
L	Fast



SN74GTLP21395 TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY

SCES350C-JUNE 2001-REVISED DECEMBER 2005





LOGIC DIAGRAM (POSITIVE LOGIC)

Pin numbers shown are for DGV, DW, and PW packages.





SN74GTLP21395 TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY

SCES350C-JUNE 2001-REVISED DECEMBER 2005

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC} BIAS V _{CC}	Supply voltage range		-0.5	4.6	V
M	Input voltage renge ⁽²⁾	A-port, ERC, and control inputs	-0.5	7	V
VI		B port and V _{REF}	-0.5	4.6	v
M	Voltage range applied to any output	Y outputs	-0.5	7	V
Vo	Input voltage range ⁽²⁾ Voltage range applied to any output	B port	-0.5	4.6	v
	Current into any output in the low state	Y outputs		24	mA
I _O	Current into any output in the low state	B port		200	ША
I _O	Current into any output in the high state ⁽³⁾	Current into any output in the high state ⁽³⁾			
	Continuous current through each V_{CC} or GND			±100	mA
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
Ι _{ΟΚ}	Output clamp current	V _O < 0		-50	mA
		DGV package		92	
0	Deckage thermal impedance ⁽⁴⁾	DW package		58	°C/W
θ_{JA}		GQN package		78	C/vv
		PW package		83	
T _{stg}	Storage temperature range		-65	150	°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings (1) only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(3) (4) This current flows only when the output is in the high state and $V_O > V_{CC}$. The package thermal impedance is calculated in accordance with JESD 51-7.



SN74GTLP21395 TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY

SCES350C-JUNE 2001-REVISED DECEMBER 2005

TEXAS INSTRUMENTS www.ti.com

Recommended Operating Conditions⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

			MIN	NOM	MAX	UNIT
V _{CC} BIAS V _{CC}	Supply voltage		3.15	3.3	3.45	V
M	Termination valtage	GTL	1.14	1.2	1.26	v
V _{TT}	Termination voltage	GTLP	1.35	1.5	1.65	v
M	Deference veltere	GTL	0.74	0.8	0.87	v
V _{REF}	Reference voltage	GTLP	0.87	1	1.1	V
M	la marte a se lég me	B port			V _{TT}	v
VI	Input voltage	Except B port		V _{CC}	5.5	V
N/ 12-1		B port	V _{REF} + 0.05			V
V _{IH}	High-level input voltage	Except B port	2			V
M		B port			$V_{REF} - 0.05$	V
V _{IL}	Low-level input voltage	Except B port			0.8	v
I _{IK}	Input clamp current				-18	mA
I _{OH}	High-level output current	Y outputs			-12	mA
		Y outputs			12	
I _{OL}	Low-level output current	B port			100	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled			10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		20			µs/V
T _A	Operating free-air temperature		-40		85	°C

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

(2) Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS V_{CC} = 3.3 V first, I/O second, and V_{CC} = 3.3 V last, because the BIAS V_{CC} precharge circuitry is disabled when any V_{CC} pin is connected. The control and V_{REF} inputs can be connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is acceptable but, generally, GND is connected first.

(3) V_{TT} and R_{TT} can be adjusted to accommodate backplane impedances if the dc-recommended I_{OL} ratings are not exceeded.

(4) V_{REF} can be adjusted to optimize noise margins, but normally it is two-thirds V_{TT}. TI-OPC is enabled in the A-to-B direction and is activated when V_{TT} > 0.7 V above V_{REF}. If operated in the A-to-B direction, V_{REF} should be set to within 0.6 V of V_{TT} to minimize current drain.





TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS

WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY SCES350C-JUNE 2001-REVISED DECEMBER 2005

SN74GTLP21395

Electrical Characteristics

over recommended operating free-air temperature range for GTLP (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	6	MIN	TYP ⁽¹⁾ M	AX	UNIT
V _{IK}		V _{CC} = 3.15 V,	I _I = -18 mA		-	-1.2	V
	No. to to	$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	I _{OH} = −100 μA	V _{CC} – 0.2			
V _{OH}	Y outputs	V - 215 V	I _{OH} =6 mA	2.4			V
		V _{CC} = 3.15 V	I _{OH} = -12 mA	2			
		$V_{CC} = 3.15 \text{ V} \text{ to } 3.45 \text{ V},$	I _{OL} = 100 μA		0.2		
	Y outputs	V _{CC} = 3.15 V	I _{OL} = 6 mA		0).55	
V		V _{CC} = 3.15 V	I _{OL} = 12 mA			0.8	V
V _{OL}			I _{OL} = 10 mA			0.2	V
	B port	V _{CC} = 3.15 V	I _{OL} = 64 mA	0.4			
			I _{OL} = 100 mA	0.55			
I _I ⁽²⁾	A-port and control inputs	V _{CC} = 3.45 V,	$V_{I} = 0$ to 5.5 V		:	±10	μΑ
I _{OZ} ⁽²⁾	Y outputs	V _{CC} = 3.45 V,	$V_{O} = 0$ to 5.5 V		:	±10	۸
IOZ(-/	B port	V_{CC} = 3.45 V, V_{REF} within 0.6 V of V_{TT} ,	$V_0 = 0$ to 2.3 V		:	±10	μA
		$V_{CC} = 3.45 \text{ V}, \text{ I}_{O} = 0,$	Outputs high			20	
I _{CC}	Y outputs or B port	V_{I} (A or control inputs) = V_{CC} or GND,	Outputs low	20		mA	
		V_{I} (B port) = V_{TT} or GND	Outputs disabled	20			
$\Delta I_{CC}^{(3)}$		V_{CC} = 3.45 V, One A-port or control input a Other A-port or control inputs at V_{CC} or GN	at V _{CC} – 0.6 V, ND			1.5	mA
0	A-port inputs	V 245 V cr 0			4	4.5	~ F
Ci	Control inputs	$-V_1 = 3.15 V \text{ or } 0$			3.5	5	pF
Co	Y outputs	V _O = 3.15 V or 0			5	5.5	pF
Cio	B port	V _O = 1.5 V or 0			7 1	0.5	pF

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

(2) For I/O ports, the parameter I_{OZ} includes the input leakage current.

(3) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

Hot-Insertion Specifications for A Inputs and Y Outputs

over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS			UNIT
I _{off}	$V_{CC} = 0,$	V_{I} or V_{O} = 0 to 5.5 V		10) μA
I _{OZPU}	$V_{CC} = 0$ to 1.5 V,	V_{O} = 0.5 V to 3 V,	$\overline{OEBY} = 0$	±30	μΑ
I _{OZPD}	$V_{CC} = 1.5 V \text{ to } 0,$	V_{O} = 0.5 V to 3 V,	$\overline{OEBY} = 0$	±30	μΑ

Live-Insertion Specifications for B Port

over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS				
I _{off}	$V_{CC} = 0,$	BIAS $V_{CC} = 0$,	V_{I} or V_{O} = 0 to 1.5 V		10	μA
I _{OZPU}	$V_{CC} = 0$ to 1.5 V,	BIAS $V_{CC} = 0$,	$V_{O} = 0.5 \text{ V to } 1.5 \text{ V}, \overline{OEAB} = 0$		±30	μA
I _{OZPD}	$V_{CC} = 1.5 V \text{ to } 0,$	BIAS $V_{CC} = 0$,	$V_{O} = 0.5 \text{ V to } 1.5 \text{ V}, \qquad \overline{\text{OEAB}} = 0$		±30	μΑ
I _{CC}	V _{CC} = 0 to 3.15 V				5	mA
(BIAŠ V _{CC})	V _{CC} = 3.15 V to 3.45 V	BIAS V_{CC} = 3.15 V to 3.45 V,	V_O (B port) = 0 to 1.5 V		10	μΑ
Vo	$V_{CC} = 0,$	BIAS $V_{CC} = 3.3 V$,	I _O = 0	0.95	1.05	V
Ι _Ο	$V_{CC} = 0,$	BIAS V_{CC} = 3.15 V to 3.45 V,	V _O (B port) = 0.6 V	-1		μA



SN74GTLP21395 TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY

SCES350C-JUNE 2001-REVISED DECEMBER 2005



Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature, $V_{TT} = 1.5 \text{ V} \text{ and } V_{REF} = 1 \text{ V} \text{ for GTLP (see Figure 1)}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE ⁽¹⁾	MIN	TYP ⁽²⁾ MAX	UNIT	
t _{PLH}	٨	В	Clour	3.6	6.2	20	
t _{PHL}	A	Б	Slow	1.7	6	ns	
t _{PLH}	А	В	Fast	2.7	5.3	ns	
t _{PHL}	A	В	Fasi	1.4	5	115	
t _{PLH}	А	Y	Slow	4	10.4	ns	
t _{PHL}	A	I	SIOW	3.8	9.8	115	
t _{PLH}	А	Y	Fast	3.6	9.3	ns	
t _{PHL}	A	I	Fasi	3.4	8.8	115	
t _{PLH}	T/C	В	Slow	3.5	6.6	20	
t _{PHL}	1/0	D	SIOW	1.8	6.2	5.2 ns	
t _{PLH}	T/C	В	Fast	1.4	5.6	ns	
t _{PHL}	1/0	D	Fasi	2.3	5.5	115	
t _{en}	OEAB	В	Slow	3.7	6.4	20	
t _{dis}	UEAD	D	SIOW	1.5	6.2	ns	
t _{en}	OEAB	В	Fast	2.8	5.3	20	
t _{dis}	UEAD	B Fasi	В	Fasi	1.8	5.2	ns
•	Biao timo. B outru	(20%) to $(20%)$	Slow		2.5		
t _r	Rise time, B outpu	uis (20% i0 80%)	Fast		1.3	ns	
	Fall time, B output	(80%) to $20%$	Slow		3		
t _f	Fail time, B outpu	its (80% to 20%)	Fast		2.6	ns	
t _{PLH}	В	Y		1.8	5.6	20	
t _{PHL}	D	ř		1.4	5.1	ns	
t _{PLH}	T/C	Y		1.7	5.1	200	
t _{PHL}	1/0	ř	f 1.4	5.1	ns		
t _{en}		V		1	5.1	20	
t _{dis}	OEBY	Y		1	4.8	ns	

(1) Slow (ERC = H) and Fast (ERC = L) (2) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.





SN74GTLP21395 TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY

SCES350C-JUNE 2001-REVISED DECEMBER 2005

Skew Characteristics⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature, $V_{REF} = 1 \text{ V}$, standard lumped loads ($C_L = 30 \text{ pF}$ for B port and $C_L = 50 \text{ pF}$ for Y port) (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE ⁽²⁾	MIN MAX	UNIT
t _{sk(LH)} ⁽³⁾	А	В	Slow	0.3	-
t _{sk(HL)} ⁽³⁾	A	D	300	0.4	ns
t _{sk(LH)} ⁽³⁾	А	В	Fast	0.3	ns
t _{sk(HL)} ⁽³⁾	A	D	Fasi	0.3	115
t _{sk(LH)} ⁽³⁾	В	Y		0.4	ns
t _{sk(HL)} ⁽³⁾	В	I		0.2	115
	A	В	Slow	1.8	
t _{sk(t)} ⁽³⁾			Fast	1.5	ns
	В	Y		1	
t _{sk(prLH)} ⁽⁴⁾	А	В	Slow	0.7	20
t _{sk(prHL)} ⁽⁴⁾	A	D	310W	2	ns
t _{sk(prLH)} ⁽⁴⁾	٨	D	Fast	0.5	
t _{sk(prHL)} ⁽⁴⁾	A	В	Fast	1.7	ns
t _{sk(prLH)} ⁽⁴⁾	D	Y		1.2	-
t _{sk(prHL)} ⁽⁴⁾	В	ř		1.6	ns

(1) Actual skew values between GTLP outputs could vary on the backplane due to the loading and impedance seen by the device.

(2) Slow (ERC = L) and Fast (ERC = H)

(3) t_{sk(LH)}/t_{sk(HL)} and t_{sk(t)} – Output-to-output skew is defined as the absolute value of the difference between the actual propagation delay for all outputs with the same packaged device. The specifications are given for specific worst-case V_{CC} and temperature and apply to any outputs switching in the same direction, either high to low [t_{sk(HL)}], low to high [t_{sk(LH)}], or in opposite directions, both low to high and high to low [t_{sk(t)}].

(4) t_{sk(prLH)}/t_{sk(prLH)} - The magnitude of the difference in propagation delay times between corresponding terminals of two logic devices when logic devices operate with the same supply voltages and at the same temperature, and have identical package types, identical specified loads, and identical logic functions. Furthermore, these values are provided by TI SPICE simulations.



SN74GTLP21395

Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74GTLP21395PWR - IC BUS TXRX LVTTL-GTLP 20-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


- ij

Texas

INSTRUMENTS www.ti.com

TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY


SCES350C-JUNE 2001-REVISED DECEMBER 2005



NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≈ 10 MHz, Z_O = 50 Ω, t_r ≈ 2 ns, t_f ≈ 2 ns.

D. The outputs are measured one at a time, with one transition per measurement.







SN74GTLP21395 TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY SCES350C-JUNE 2001-REVISED DECEMBER 2005

DISTRIBUTED-LOAD BACKPLANE SWITCHING CHARACTERISTICS

The preceding switching characteristics table shows the switching characteristics of the device into a lumped load (Figure 1). However, the designer's backplane application probably is a distributed load. The physical representation is shown in Figure 2. This backplane, or distributed load, can be approximated closely to a resistor inductance capacitance (RLC) circuit, as shown in Figure 3. This device has been designed for optimum performance in this RLC circuit. The following switching characteristics table shows the switching characteristics of the device into the RLC load, to help the designer better understand the performance of the GTLP device in the backplane. See www.ti.com/sc/gtlp for more information.




Figure 2. High-Drive Test Backplane




Figure 3. High-Drive RLC Network



SN74GTLP21395 TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY



SCES350C-JUNE 2001-REVISED DECEMBER 2005

Switching Characteristics

over recommended operating conditions for the bus transceiver function (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE ⁽¹⁾	TYP ⁽²⁾	UNIT
t _{PLH}	А	В	Slow	4.3	20
t _{PHL}	A		310W	4.2	ns
t _{PLH}	А	В	Fast	3.8	2
t _{PHL}	A	D	Fast	3.4	ns
t _{PLH}	٨	Y	Slow	6.6	20
t _{PHL}	A		310W	6.5	ns
t _{PLH}	А	Y	Fast	6	20
t _{PHL}	A		Fasi	6	ns
+	Pice time. P out	$p_{\rm uto}$ (20% to 80%)	Slow	1.5	2
t _r	Rise time, B outputs (20% to 80%)		Fast	1	ns
	Fall time. P out	outs (80% to 20%)	Slow	2.6	
t _f	Fail time, B out	Juis (00% io 20%)	Fast	2	ns

(1) Slow (ERC = H) and Fast (ERC = L) (2) All typical values are at V_{CC} = 3.3 V, T_A = 25°C. All values are derived from TI SPICE models.





SN74GTLP21395 TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY

SCES350C-JUNE 2001-REVISED DECEMBER 2005

APPLICATION INFORMATION

Operational Description

The GTLP21395 is designed specifically for use with the TI 1394 backplane layer controller family to transmit the 1394 backplane serial bus across parallel backplanes. But, it is a versatile two 1-bit device that also can provide multiple 1-bit clocks or an ATM read and write clock in multislot parallel backplane applications.

The 1394-1995 is an IEEE designation for a high-performance serial bus. This serial bus defines both a backplane (e.g., GTLP, VME, FB+, CPCI, etc.) physical layer and a point-to-point cable-connected virtual bus. The backplane version operates at 25, 50, or 100 Mbps, whereas the cable version supports data rates of 100, 200, and 400 Mbps. Both versions are compatible at the link layer and above. The interface standard defines the transmission method, media in the cable version, and protocol. The primary application of the cable version is the interconnection of digital A/V equipment and integration of I/O connectivity at the back panel of personal computers using a low-cost, scalable, high-speed serial interface. The primary application of the backplane version is to provide a robust control interface to each daughter card. The 1394 standard also provides new services such as real-time I/O and live connect/disconnect capability for external devices.

Electrical

The 1394 standard is a transaction-based packet technology for cable- or backplane-based environments. Both chassis and peripheral devices can use this technology. The 1394 serial bus is organized as if it were memory space interconnected between devices, or as if devices resided in slots on the main backplane. Device addressing is 64 bits wide, partitioned as 10 bits for bus ID, 6 bits for node ID, and 48 bits for memory addresses. The result is the capability to address up to 1023 buses, each having up to 63 nodes and each with 281 terabytes of memory. Memory-based addressing, rather than channel addressing, views resources as registers or memory that can be accessed with processor-to-memory transactions. Each bus entity is termed a unit, to be individually addressed, reset, and identified. Multiple nodes can reside physically in a single module, and multiple ports can reside in a single node.

Some key features of the 1394 topology are multimaster capabilities, live connect/disconnect (hot plugging) capability, genderless cabling connectors on interconnect cabling, and dynamic node address allocation as nodes are added to the bus. A maximum of 63 nodes can be connected to one network.

The cable-based physical interface uses dc-level line states for signaling during initialization and arbitration. Both environments use dominant mode addresses for arbitration. The backplane environment does not have the initialization requirements of the cable environment because it is a physical bus and does not contain repeaters. Due to the differences, a backplane-to-cable bridge is required to connect these two environments.

The signals transmitted on both the cable and backplane environments are NRZ with data-strobe (DS) encoding. DS encoding allows only one of the two signal lines to change each data-bit period, essentially doubling the jitter tolerance with very little additional circuitry overhead in the hardware.



SN74GTLP21395

Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74GTLP21395PWR - IC BUS TXRX LVTTL-GTLP 20-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY

TEXAS INSTRUMENTS www.ti.com

SCES350C-JUNE 2001-REVISED DECEMBER 2005

APPLICATION INFORMATION

Protocol

Both asynchronous and isochronous data transfers are supported. The asynchronous format transfers data and transaction layer information to an explicit address. The isochronous format broadcasts data based on channel numbers, rather than specific addressing. Isochronous packets are issued on the average of each 125 μ s in support of time-sensitive applications. Providing both asynchronous and isochronous formats on the same interface allows both non-real-time and real-time critical applications on the same bus. The cable environment's tree topology is resolved during a sequence of events, triggered each time a new node is added or removed from the network. This sequence starts with a bus reset phase, where previous information about a topology is cleared. The tree ID sequence determines the actual tree structure, and a root node is dynamically assigned, or it is possible to force a particular node to become the root. After the tree is formed, a self-ID phase allows each node on the network to identify itself to all other nodes. During the self-ID process, each node is assigned an address. After all the information has been gathered on each node, the bus goes into an idle state, waiting for the beginning of the standard arbitration process.

The backplane physical layer shares some commonality with the cable physical layer. Common functions include: bus-state determination, bus-access protocols, encoding and decoding functions, and synchronization of received data to a local clock.

Backplane Features

- 25-, 50-, and 100-Mbps data rates for backplane environments
- Live connection/disconnection possible without data loss or interruption
- Configuration ROM and status registers supporting plug and play
- Multidrop or point-to-point topologies supported.
- Specified bandwidth assignments for real-time applications

Applicability and Typical Application for IEEE 1394 Backplane

The 1394 backplane serial bus (BPSB) plays a supportive role in backplane systems, specifically GTLP, FutureBus+, VME64, and proprietary backplane bus systems. This supportive role can be grouped into three categories:

- Diagnostics
 - Alternate control path to the parallel backplane bus
 - Test, maintenance, and troubleshooting
 - Software debug and support interface
- System enhancement
 - Fault tolerance
 - Live insertion
 - CSR access
 - Auxiliary 2-bit bus with a 64-bit address space to the parallel backplane bus
- Peripheral monitoring
 - Monitoring of peripherals (disk drives, fans, power supplies, etc.) in conjunction with another externally wired monitor bus, such as defined by the Intelligent Platform Management Interface (IPMI)

The 1394 backplane physical layer (PHY) and the SN74GTLP21395 provide a cost-effective way to add high-speed 1394 connections to every daughter card in almost any backplane. More information on the backplane PHY devices and how to implement the 1394 standard in backplane and cable applications can be found at www.ti.com/sc/1394.



TEXAS INSTRUMENTS www.ti.com


SN74GTLP21395 TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY

SCES350C-JUNE 2001-REVISED DECEMBER 2005

APPLICATION INFORMATION

SN74GTLP21395 Interface With the TSB14AA1 1394 Backplane PHY

- 1A, 1B, and 1Y are used for the PHY data signals.
- 2A, 2B, and 2Y are used for the PHY strobe signals.
- PHY N_OEB_D or OCDOE connects to 1OEAB and 2OEAB, which control the PHY transmit signals.
- 1OEBY and 2OEBY are connected to GND because the transceiver always must be able to receive signals from the backplane and relay them to the PHY.
- $1T/\overline{C}$ and $2T/\overline{C}$ are connected to GND for inverted signals.
- V_{CC} is nominal 3.3 V.
- BIAS V_{CC} is connected to nominal 3.3 V to support live insertion.
- V_{REF} normally is 2/3 of V_{TT}.
- ERC normally is connected to V_{CC} for slow edge-rate operation because frequencies of only 50 MHz (S100) and 25 MHz (S50) are required.



Logical Representation



SN74GTLP21395 TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY

SCES350C-JUNE 2001-REVISED DECEMBER 2005

Physical Representation

APPLICATION INFORMATION



RTT

64-Bit Data Bus 32- to 64-Bit Address Bus GTLP21395 Transceiver 1394 Backplane PHY 1394 Link-Layer Controller Host Microprocessor Terminators Backplane Trace Ó Connectors þoo VME/FB+/CPCI or **GTLP** Transceivers STRB DATA Module Module Module Node Node Node PHY PHY PHY 2A 2Y 1A 1) ٧_{TT} VTT Q 0 Ş Ş ξ RTT 2B STRB 1B DATA



24-Apr-2015

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74GTLP21395DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	GTLP21395	Samples
SN74GTLP21395PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	GU395	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

Addendum-Page 1



24-Apr-2015

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 2



www.ti.com


Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74GTLP21395PWR - IC BUS TXRX LVTTL-GTLP 20-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


TEXAS INSTRUMENTS

PACKAGE MATERIALS INFORMATION

26-Jan-2013


TAPE AND REEL INFORMATION





TAPE DIMENSIONS

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All	dimensions are	nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74GTLP21395PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1




www.ti.com

Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74GTLP21395PWR - IC BUS TXRX LVTTL-GTLP 20-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



PACKAGE MATERIALS INFORMATION

26-Jan-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74GTLP21395PWR	TSSOP	PW	20	2000	367.0	367.0	38.0



DW0020A


Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74GTLP21395PWR - IC BUS TXRX LVTTL-GTLP 20-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.






DW0020A

Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74GTLP21395PWR - IC BUS TXRX LVTTL-GTLP 20-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






DW0020A

Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74GTLP21395PWR - IC BUS TXRX LVTTL-GTLP 20-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.





MECHANICAL DATA



This drawing is subject to change without notice. Ŗ. \triangle Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall


not exceed 0,15 each side. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated