

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

[Alpha & Omega Semiconductor Inc.](#)
[AON7510](#)

For any questions, you can email us directly:

sales@integrated-circuit.com



ALPHA & OMEGA
SEMICONDUCTOR

AON7510

30V N-Channel AlphaMOS

General Description

- Latest Trench Power AlphaMOS (αMOS LV) technology
- Very Low $R_{DS(ON)}$
- Low Gate Charge
- High Current Capability
- RoHS and Halogen-Free Compliant




Application

- System/Load Switch, Battery Switch

Product Summary

V_{DS}	30V
I_D (at $V_{GS}=10V$)	75A
$R_{DS(ON)}$ (at $V_{GS}=10V$)	< 1.25mΩ
$R_{DS(ON)}$ (at $V_{GS}=4.5V$)	< 2.1mΩ

100% UIS Tested
100% Rg Tested



Orderable Part Number

AON7510

Package Type

DFN 3.3x3.3

Form

Tape & Reel

Minimum Order Quantity

3000

Absolute Maximum Ratings $T_A=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ^G	I_D	75	A
$T_C=25^\circ\text{C}$		75	
$T_C=100^\circ\text{C}$	I_D	59	A
Pulsed Drain Current ^C		300	
Continuous Drain Current	I_{DSM}	45	A
$T_A=25^\circ\text{C}$		45	
$T_A=70^\circ\text{C}$	I_{DSM}	35.5	A
Avalanche Current ^C	I_{AS}	60	A
Avalanche energy $L=0.05\text{mH}$ ^C	E_{AS}	90	mJ
V_{DS} Spike	V_{SPIKE}	36	V
$T_C=25^\circ\text{C}$	P_D	46	W
Power Dissipation ^B		46	
$T_C=100^\circ\text{C}$	P_D	18.5	W
$T_A=25^\circ\text{C}$	P_{DSM}	4.1	W
Power Dissipation ^A		4.1	
$T_A=70^\circ\text{C}$	P_{DSM}	2.6	W
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	25	30	$^\circ\text{C/W}$
$t \leq 10\text{s}$		25	30	$^\circ\text{C/W}$
Maximum Junction-to-Ambient ^{A, D}	$R_{\theta JA}$	50	60	$^\circ\text{C/W}$
Steady-State		50	60	$^\circ\text{C/W}$
Maximum Junction-to-Case	$R_{\theta JC}$	1.8	2.7	$^\circ\text{C/W}$
Steady-State	$R_{\theta JC}$	1.8	2.7	$^\circ\text{C/W}$



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	ID=250μA, VGS=0V	30			V
IDSS	Zero Gate Voltage Drain Current	VDS=30V, VGS=0V TJ=55°C			1 5	μA
IGSS	Gate-Body leakage current	VDS=0V, VGS=±20V			±100	nA
VGS(th)	Gate Threshold Voltage	VDS=VGS, ID=250μA	1.2	1.6	2.0	V
RDS(on)	Static Drain-Source On-Resistance	VGS=10V, ID=20A TJ=125°C		0.9	1.25	mΩ
		VGS=4.5V, ID=20A		1.65	2.1	mΩ
gFS	Forward Transconductance	VDS=5V, ID=20A		90		S
VSD	Diode Forward Voltage	IS=1A, VGS=0V		0.65	1	V
IS	Maximum Body-Diode Continuous Current				58	A
DYNAMIC PARAMETERS						
Ciss	Input Capacitance	VGS=0V, VDS=15V, f=1MHz		4500		pF
Coss	Output Capacitance			1400		pF
Crss	Reverse Transfer Capacitance			1310		pF
Rg	Gate resistance	f=1MHz	0.9	1.8	2.7	Ω
SWITCHING PARAMETERS						
Qg(10V)	Total Gate Charge	VGS=10V, VDS=15V, ID=20A		100	140	nC
Qg(4.5V)	Total Gate Charge			60	84	nC
Qgs	Gate Source Charge			10		nC
Qgd	Gate Drain Charge			40		nC
tD(on)	Turn-On DelayTime	VGS=10V, VDS=15V, RL=0.75Ω, RGEN=3Ω		10		ns
tr	Turn-On Rise Time			20		ns
tD(off)	Turn-Off DelayTime			58		ns
tf	Turn-Off Fall Time			37		ns
trr	Body Diode Reverse Recovery Time	IF=20A, dI/dt=500A/μs		23		ns
Qrr	Body Diode Reverse Recovery Charge	IF=20A, dI/dt=500A/μs		49		nC

A. The value of R_{θJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C. The Power dissipation P_{DSM} is based on R_{θJA} ≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on T_{J(MAX)}=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature T_{J(MAX)}=150° C.

D. The R_{θJA} is the sum of the thermal impedance from junction to case R_{θJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=150° C. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Power De-rating (Note F)




Figure 13: Current De-rating (Note F)




Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)








Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)



Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

