

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments
ISO7310CDR

For any questions, you can email us directly: sales@integrated-circuit.com



Datasheet of ISO7310CDR - DGTL ISO 3KV 1CH GEN PURP 8SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com













ISO7310C, ISO7310FC

ISO7310x Robust EMC, Low Power, Single Channel Digital Isolator

1 Features

- Signaling Rate: 25 Mbps
- · Integrated Noise Filter at the Input
- · Default Output 'High' and 'Low' Options
- Low Power Consumption: Typical I_{CC}
 - 1.9 mA at 1 Mbps, 3.8 mA at 25 Mbps (5V Supplies)
 - 1.4 mA at 1 Mbps, 2.6 mA at 25 Mbps (3.3V Supplies)
- Low Propagation Delay: 32 ns Typical (5V Supplies)
- 3.3 V and 5 V Level Translation
- Wide T_A Range Specified: –40°C to 125°C
- 65 KV/µs Transient Immunity, Typical (5V Supplies)
- Robust Electromagnetic Compatibility (EMC)
 - System-level ESD, EFT, and Surge Immunity
 - Low Emissions
- Isolation Barrier Life: > 25 Years
- Operates from 3.3 V and 5 V Supplies
- Narrow Body SOIC-8 Package
- Safety and Regulatory Approvals:
 - 4242 V_{PK} Isolation per DIN V VDE V 0884-10 and DIN EN 61010-1
 - 3000 V_{RMS} Isolation for 1 minute per UL 1577
 - CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 61010-1 End Equipment Standards
 - CQC Certification per GB4943.1-2011

2 Applications

- Opto-Coupler Replacement in:
 - Industrial FieldBus
 - ProfiBus
 - ModBus
 - DeviceNet™ Data Buses
 - Servo Control Interface
 - Motor Control
 - Power Supplies
 - Battery Packs

3 Description


ISO7310x provide galvanic isolation up to 3000 V_{RMS} for 1 minute per UL and 4242 V_{PK} per VDE. These devices have one isolated channel comprised of a logic input and output buffer separated by a silicon dioxide (SiO₂) insulation barrier. Used in conjunction with isolated power supplies, ISO7310x prevent noise currents on a data bus or other circuit from entering the local ground and interfering with or damaging sensitive circuitry. These devices have integrated noise filters for harsh industrial environment where short noise pulses may be present at the device input pins. ISO7310x have TTL input thresholds and operate from 3 V to 5.5 V supply levels. Through innovative chip design and layout techniques, electromagnetic compatibility of ISO7310x has been significantly enhanced to enable system-level ESD, EFT, Surge and Emissions compliance.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
ISO7310C	COIC (8)	4.00000 v. 2.04000
ISO7310FC	SOIC (8)	4,90mm x 3,91mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Schematic





Datasheet of ISO7310CDR - DGTL ISO 3KV 1CH GEN PURP 8SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



ISO7310C, ISO7310FC

SLLSEI8D - JUNE 2014 - REVISED APRIL 2015

www.ti.com

	Table of C	Conte	nts	
1	Features 1		8.1 Overview	11
2	Applications 1		8.2 Functional Block Diagram	11
3	Description 1		8.3 Feature Description	
4	Revision History2		8.4 Device Functional Modes	
5	Pin Configuration and Functions 4	9	Applications and Implementation	
6	Specifications5		9.1 Application Information	
	6.1 Absolute Maximum Ratings 5	40	9.2 Typical Application	
	6.2 ESD Ratings 5		Power Supply Recommendations Layout	
	6.3 Recommended Operating Conditions 5	- ''	11.1 PCB Material	
	6.4 Thermal Information		11.2 Layout Guidelines	
	6.5 Electrical Characteristics 6		11.3 Layout Example	
	6.6 Switching Characteristics 6 6.7 Electrical Characteristics 7	12	Device and Documentation Support	
	6.8 Switching Characteristics 7		12.1 Trademarks	
	6.9 Typical Characteristics8		12.2 Electrostatic Discharge Caution	
7	Parameter Measurement Information 10		12.3 Glossary	20
8	Detailed Description 11	13	Mechanical, Packaging, and Orderable Information	20
	nges from Revision C (March 2015) to Revision D Added "and DINEN 61010-1" to the 4242 V _{PK} in the Feature	s		Page 1
	Deleted "(Approval Pending)" from the CSA Component Acc			
	Deleted IEC from the section title: Insulation and Safety-Rela	-		
	Changed the CTI Test Conditions in <i>Insulation and Safety-R</i>			
	Changed V _{ISO} Test Condition in the <i>Insulation Characteristic</i>			
_	Changed column CSA in the Regulatory Information table			13
Cha	nges from Revision B (September 2014) to Revision C			Page
(Changed <i>Features</i> From: Integrated Noise Filter on the Inpu	t pin To:	Integrated Noise Filter at the Input	1
/	Added <i>Features</i> - Default Output 'High' and 'Low' Options			1
(Changed the DIN V VDE 0884-10 To: DIN V VDE V 0884-10) in the	⁼ eatures	1
(Changed <i>Features</i> From: 3 KV _{RMS} Isolation To: 3000 V _{RMS} Is	solation.		1
	Added "(Approval Pending)" to the CSA Component Accepta			
	Changed Features From: GB4943.1-2011 CQC Certification			
	Changed the Simplified Schematic: GND1 To: GNDI and GN		•	
	Changed the Handling Ratings to ESD Ratings table and up			
	Changed the CTI MIN value in Insulation and Safety-Related			
/	Added "DT1" to the Minimum internal gap in <i>Insulation and</i> S	Safety-R	elated Specifications for D-8 Package	12
	Changed the DTI MIN value in <i>Insulation and Safety-Related</i> 13 µM		-	12
	Changed the R_{IO} Test Condition in <i>Insulation and Safety-Rel</i> To: $T_A = 25$ °C			12
	Changed the R_{IO} Test Condition in <i>Insulation and Safety-Rel</i> To: $T_A = 125^{\circ}C$			12

Product Folder Links: ISO7310C ISO7310FC



Datasheet of ISO7310CDR - DGTL ISO 3KV 1CH GEN PURP 8SOIC





ISO7310C. ISO73

W۱	ww.ti.com SLLSEI8D – JUNE 2014 – REVISED AP	RIL 2015
•	Changed R _S Test Conditions in <i>Insulation Characteristics</i> From: T _S To: T _S = 150°C	13
•	Changed the <i>Regulatory Information</i> table, VDE Certified From: DIN V VDE 0884-10 To: DIN V VDE V 0884-10	10
	(VDE V 0884-10):2006-12 and DIN EN 61010-1 (VDE 0411-1):2011-07	
•	Changed the Regulatory Information table, deleted (Approval Pending) statement	
•	Changed the Regulatory Information table, CQC Certified number From: CQC14001109540 To: CQC15001121656	
•	Changed title From: " IEC Safety Limiting Values" To: Safety Limiting Values	
•	Changed Table 2 Header information to include device number for the OUT column. Added Note 3	
•	Changed Figure 14 to include a diode at V _{CC1} on the Input circuit	
•	Changed Figure 15	16
•	Added Figure 16	17
•	Added device ISO7310FC	1
•		1
•	Changed Feature From: 4242 V _{PK} Isolation per DIN EN 60747-5-5 (VDE 0884-5) To: 4242 V _{PK} Isolation per DIN V VDE 0884-10	
•	Deleted "All Agencies Approvals Planned" from the Features Safety and Regulatory Approvals:	1
•	Replaced Figure 10	10
•	Changed DIN EN 60747-5-5 To: DIN V VDE 0884-10 in the Insulation Characteristics	13
•	Changed DIN EN 60747-5-5 (VDE 0884-5) To: DIN V VDE 0884-10 in the Regulatory Information table	13
•	Added a NOTE in the Application Information section	16
CI	hanges from Original (March 2014) to Revision A	Page
•	Changed from a 1 page Product Preview to the full data sheet	1
•	Added Features - GB4943.1-2011 CQC Certification	
•	Changed the Description to include: "Through innovative chip design"	1
•	Changed the Simplified Schematic	1



Datasheet of ISO7310CDR - DGTL ISO 3KV 1CH GEN PURP 8SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




ISO7310C, ISO7310FC

SLLSEI8D - JUNE 2014-REVISED APRIL 2015

www.ti.com

5 Pin Configuration and Functions



Pin Functions

	PIN	I/O	DESCRIPTION	
NAME	NUMBER	1/0		
V _{CC1}	1, 3	-	Power supply, V _{CC1}	
IN	2	I	Input	
GND1	4	-	Ground connection for V _{CC1}	
GND2	5, 7	-	Ground connection for V _{CC2}	
OUT	6	0	Output	
V _{CC2}	8	_	Power supply, V _{CC2}	

Product Folder Links: ISO7310C ISO7310FC

Submit Documentation Feedback

Copyright © 2014–2015, Texas Instruments Incorporated

4

Datasheet of ISO7310CDR - DGTL ISO 3KV 1CH GEN PURP 8SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

ISO7310C, ISO7310FC

SLLSEI8D -JUNE 2014-REVISED APRIL 2015

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

		MIN	MAX	UNIT
Supply voltage (2)	V _{CC1} , V _{CC2}	-0.5	6	V
Voltage (2)	IN, OUT	-0.5	V _{CC} +0.5 ⁽³⁾	V
Output current	Io		±15	mA
Junction temperature	T _J		150	°C
Storage temperature	T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			MAX	UNIT
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±4000	V
V _{ESD}	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 (2)	±1500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	TYP	MAX	UNIT
V _{CC1} , V _{CC2}	Supply voltage	3		5.5	V
I _{OH}	High-level output current	-4			mA
I _{OL}	Low-level output current			4	mA
V_{IH}	High-level input voltage	2		5.5	V
V_{IL}	Low-level input voltage	0		0.8	V
t _{ui}	Input pulse duration	40			ns
1 / t _{ui}	Signaling rate	0		25	Mbps
T _J ⁽¹⁾	Junction temperature			136	°C
T _A	Ambient temperature	-40	25	125	°C

⁽¹⁾ To maintain the recommended operating conditions for T_J, see the *Thermal Information* table.

6.4 Thermal Information

	THERMAL MET	DIO(1)	D PACKAGE	LIAUT
	I HERMAL MET	RIC	(8) PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance		119.9	
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance		65.2	
$R_{\theta JB}$	Junction-to-board thermal resistance		61.3	°C // /
ΨЈТ	Junction-to-top characterization parameter		19.3	°C/W
ΨЈВ	Junction-to-board characterization parameter		60.7	
$R_{\theta JCbot}$	Junction-to-case (bottom) thermal resistance		N/A	
P _D	Maximum power dissipation		34	
P _{D1}	Power dissipation by Side-1	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ Input a 12.5 MHz 50% duty-cycle square wave	7.9	mW
P _{D2}	Power dissipation by Side-2	input a 12.5 iii i2 55/5 duty byolo squalo wave	26.1	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: ISO7310C ISO7310FC

All voltage values are with respect to network ground terminal and are peak voltage values.

⁽³⁾ Maximum voltage must not exceed 6 V.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



Datasheet of ISO7310CDR - DGTL ISO 3KV 1CH GEN PURP 8SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



ISO7310C, ISO7310FC

SLLSEI8D - JUNE 2014 - REVISED APRIL 2015

www.ti.com

6.5 Electrical Characteristics

V_{CC1} and V_{CC2} at 5 V ± 10% (over recommended operating conditions unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
.,	High level cutout valtage	TEST CONDITIONS $I_{OH} = -4 \text{ mA; see Figure 9}$ $I_{OH} = -20 \text{ µA; see Figure 9}$ $I_{OL} = 4 \text{ mA; see Figure 9}$ $I_{OL} = 20 \text{ µA; see Figure 9}$ $IN = V_{CC}$ $IN = 0 \text{ V}$ $V_{I} = V_{CC} \text{ or 0 V; see Figure 11.}$ square wave clock signal for dynamic I_{CC} measurement) $DC \text{ to 1 Mbps} \qquad DC \text{ Input: V}_{I} = V_{CC} \text{ or 0 V, AC Input: C}_{L} = 15 \text{pF}}$ $10 \text{ Mbps} \qquad C_{L} = 15 \text{pF}$ $25 \text{ Mbps} \qquad C_{L} = 15 \text{pF}$	V _{CC2} - 0.5	4.7		V	
V _{OH}	High-level output voltage		V _{CC2} - 0.1	5		V	
. ,		I _{OL} = 4 mA; see	I _{OL} = 4 mA; see Figure 9 I _{OL} = 20 μA; see Figure 9		0.2	0.4	
V _{OL}	Low-level output voltage	I _{OL} = 20 μA; see			0	0.1	V
V _{I(HYS)}	Input threshold voltage hysteresis				480		mV
I _{IH}	High-level input current	IN = V _{CC}	IN = V _{CC}			10	μA
I _{IL}	Low-level input current	IN = 0 V	IN = 0 V				μA
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 V;	V _I = V _{CC} or 0 V; see Figure 11.		65		kV/μs
SUPPL	Y CURRENT (All inputs switching with so	uare wave clock	signal for dynamic I _{CC} measureme	ent)			
I _{CC1}		DO (4.14)	DC Input: $V_1 = V_{CC}$ or 0 V,		0.3	0.6	
I _{CC2}		DC to 1 Mbps			1.6	2.4	
I _{CC1}		40.14	0 45 5		0.5	1	
I _{CC2}	Supply current for V _{CC1} and V _{CC2}	10 Mbps	C _L = 15pF		2.2	3.2	mA
I _{CC1}		05.14	0 45 5		0.8	1.3	
I _{CC2}		∠5 IVIDPS	C _L = 15pr		3	4.2	

6.6 Switching Characteristics

V_{CC1} and V_{CC2} at 5 V ± 10% (over recommended operating conditions unless otherwise noted)

002 (1 6					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Propagation delay time	Soo Figure 0	20	32	58	ns
Pulse width distortion t _{PHL} - t _{PLH}	See Figure 9			4	ns
Part-to-part skew time				24	ns
Output signal rise time	Soo Figure 0		2.5		ns
Output signal fall time	See rigule 9		2		ns
Fail-safe output delay time from input power loss	See Figure 10		7.5		μs
	PARAMETER Propagation delay time Pulse width distortion t _{PHL} - t _{PLH} Part-to-part skew time Output signal rise time Output signal fall time	PARAMETER Propagation delay time Pulse width distortion tpHL - tpLH Part-to-part skew time Output signal rise time Output signal fall time TEST CONDITIONS See Figure 9 See Figure 9	PARAMETER Propagation delay time Pulse width distortion tpHL - tpLH Part-to-part skew time Output signal rise time Output signal fall time TEST CONDITIONS MIN See Figure 9 See Figure 9	PARAMETER TEST CONDITIONS MIN TYP Propagation delay time See Figure 9 20 32 Pulse width distortion tpHL - tpLH Part-to-part skew time Cutput signal rise time See Figure 9 2.5 Output signal fall time See Figure 9 2	PARAMETER TEST CONDITIONS MIN TYP MAX Propagation delay time See Figure 9 20 32 58 Pulse width distortion t _{PHL} − t _{PLH} 4 Part-to-part skew time 24 Output signal rise time See Figure 9 2.5 Output signal fall time 2

⁽¹⁾ Also known as pulse skew.

Product Folder Links: ISO7310C ISO7310FC

Submit Documentation Feedback

Copyright © 2014–2015, Texas Instruments Incorporated

 ⁽²⁾ t_{sk(pp)} is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

Datasheet of ISO7310CDR - DGTL ISO 3KV 1CH GEN PURP 8SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



ISO7310C, ISO7310FC

SLLSEI8D -JUNE 2014-REVISED APRIL 2015

www.ti.com

6.7 Electrical Characteristics

 V_{CC1} and V_{CC2} at 3.3 V \pm 10% (over recommended operating conditions unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
.,		$I_{OH} = -4 \text{ mA}$; see	e Figure 9	V _{CC2} - 0.5	3		
V _{OH}	High-level output voltage	$I_{OH} = -20 \mu A$; se	e Figure 9	V _{CC2} - 0.1	3.3		V
.,		I _{OL} = 4 mA; see	Figure 9		0.2	0.4	
V _{OL}	Low-level output voltage	$I_{OL} = 20 \mu A$; see	$_{\rm H}$ = -4 mA; see Figure 9 $_{\rm H}$ = -20 μA; see Figure 9 $_{\rm L}$ = 4 mA; see Figure 9 $_{\rm L}$ = 20 μA; see Figure 9 $_{\rm L}$ = 20 μA; see Figure 9 $_{\rm L}$ = $_{\rm CC}$ U = $_{\rm CC}$ U = $_{\rm CC}$ Or 0 V; see Figure 11 Lare wave clock signal for dynamic $_{\rm CC}$ measurement) C to 1 Mbps $\begin{array}{ c c c c c c c c c c c c c c c c c c c$		0	0.1	V
V _{I(HYS)}	Input threshold voltage hysteresis				450		mV
I _{IH}	High-level input current	IN = V _{CC}				10	μA
I _{IL}	Low-level input curre	IN = 0 V		-10			μA
CMTI	Common-mode transient immunity	V _I = V _{CC} or 0 V; see Figure 11		25	50		kV/μs
SUPPL	Y CURRENT (All inputs switching wit	h square wave clo	ck signal for dynamic I _{CC} measureme	ent)			
I _{CC1}		DO	DC Input: $V_1 = V_{CC}$ or 0 V,		0.2	0.4	
I _{CC2}		DC to 1 Mbps			1.2	1.8	
I _{CC1}	1		0 1		0.3	0.5	
I _{CC2}	Supply current for V _{CC1} and V _{CC2}	10 Mbps	C _L = 15pF		1.6	2.2	mA
I _{CC1}	1	AC Input: C _L = 15pF		0.5	0.8		
I _{CC2}	1	25 Mbps	C _L = 15pF		2.1	3	

6.8 Switching Characteristics

 V_{CC1} and V_{CC2} at 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)

001	002	3	,			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH},t_{PHL}	Propagation delay time	Soo Figure 0	22	36	67	ns
PWD ⁽¹⁾	Pulse width distortion t _{PHL} - t _{PLH}	See Figure 9			3.5	ns
t _{sk(pp)} (2)	Part-to-part skew time				28	ns
t _r	Output signal rise time	Soo Figure 0		3.2		ns
t _f	Output signal fall time	See Figure 9		2.7		ns
t _{fs}	Fail-safe output delay time from input power loss	See Figure 10		7.4		μs

⁽¹⁾ Also known as pulse skew.

Product Folder Links: ISO7310C ISO7310FC

 ⁽¹⁾ Also known as pulse shew.
 (2) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

Datasheet of ISO7310CDR - DGTL ISO 3KV 1CH GEN PURP 8SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




ISO7310C, ISO7310FC

SLLSEI8D - JUNE 2014 - REVISED APRIL 2015

www.ti.com

6.9 Typical Characteristics



Temperature

Datasheet of ISO7310CDR - DGTL ISO 3KV 1CH GEN PURP 8SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

ISO7310C, ISO7310FC

SLLSEI8D -JUNE 2014-REVISED APRIL 2015

Typical Characteristics (continued)




Figure 7. Input Glitch Suppression Time vs Free-Air Temperature




Figure 8. Output Jitter vs Data Rate

Datasheet of ISO7310CDR - DGTL ISO 3KV 1CH GEN PURP 8SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




ISO7310C, ISO7310FC

SLLSEI8D - JUNE 2014-REVISED APRIL 2015


www.ti.com

7 Parameter Measurement Information




- (1) The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_f \leq 3$ ns, $t_f \leq 3$ ns, $t_f \leq 3$ ns, $t_f \leq 3$ ns, $t_f \leq 3$ ns, at the input, a 50- Ω resistor is required to terminate the Input Generator signal. It is not needed in actual application.
- (2) $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 9. Switching Characteristic Test Circuit and Voltage Waveforms



A. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 10. Fail-Safe Output Delay-Time Test Circuit and Voltage Waveforms



(1) $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 11. Common-Mode Transient Immunity Test Circuit

Submit Documentation Feedback

Datasheet of ISO7310CDR - DGTL ISO 3KV 1CH GEN PURP 8SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

ISO7310C, ISO7310FC

SLLSEI8D - JUNE 2014-REVISED APRIL 2015

B Detailed Description

8.1 Overview

The isolator in Figure 12 is based on a capacitive isolation barrier technique. The I/O channel of the device consists of two internal data channels, a high-frequency (HF) channel with a bandwidth from 100 kbps up to 25 Mbps, and a low-frequency (LF) channel covering the range from 100 kbps down to DC.

In principle, a single-ended input signal entering the HF channel is split into a differential signal via the inverter gate at the input. The following capacitor-resistor networks differentiate the signal into transient pulses, which then are converted into CMOS levels by a comparator. The transient pulses at the input of the comparator can be either above or below the common mode voltage VREF depending on whether the input bit transitioned from 0 to 1 or 1 to 0. The comparator threshold is adjusted based on the expected bit transition. A decision logic (DCL) at the output of the HF channel comparator measures the durations between signal transients. If the duration between two consecutive transients exceeds a certain time limit, (as in the case of a low-frequency signal), the DCL forces the output-multiplexer to switch from the high-frequency to the low-frequency channel.

8.2 Functional Block Diagram




Figure 12. Conceptual Block Diagram of a Digital Capacitive Isolator

Because low-frequency input signals require the internal capacitors to assume prohibitively large values, these signals are pulse-width modulated (PWM) with the carrier frequency of an internal oscillator, thus creating a sufficiently high frequency, capable of passing the capacitive barrier. As the input is modulated, a low-pass filter (LPF) is needed to remove the high-frequency carrier from the actual data before passing it on to the output multiplexer.

Product Folder Links: ISO7310C ISO7310FC

Copyright © 2014-2015. Texas Instruments Incorporated



Datasheet of ISO7310CDR - DGTL ISO 3KV 1CH GEN PURP 8SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



ISO7310C, ISO7310FC

SLLSEI8D - JUNE 2014 - REVISED APRIL 2015

www.ti.com

8.3 Feature Description

PRODUCT	RATED ISOLATION	MAX DATA RATE	DEFAULT OUTPUT
ISO7310C	2000 V (4242 V (1)	QE Mbna	High
ISO7310FC	3000 V _{RMS} / 4242 V _{PK} ⁽¹⁾	25 Mbps	Low

⁽¹⁾ See the Regulatory Information section for detailed Isolation Ratings

8.3.1 High Voltage Feature Description

8.3.1.1 Insulation and Safety-Related Specifications for D-8 Package

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (clearance)	Shortest terminal-to-terminal distance through air	4			mm
L(I02)	Minimum external tracking (creepage)	Shortest terminal-to-terminal distance across the package surface	4			mm
СТІ	Tracking resistance (comparative tracking index)	DIN EN 60112 (VDE 0303-11); IEC 60112	400			V
DTI	Minimum internal gap (internal clearance)	Distance through the insulation	13			μm
D	Isolation resistance, input to	V _{IO} = 500 V, T _A = 25°C		>10 ¹²		Ω
R _{IO}	output ⁽¹⁾	V _{IO} = 500 V, 100°C ≤ T _A ≤ 125°C	ugh air 4 ss the 4 400 13 >10 ¹² >10 ¹¹ 0.5		Ω	
C _{IO}	Isolation capacitance, input to output ⁽¹⁾	V _{IO} = 0.4 sin (2πft), f = 1 MHz		0.5		pF
Cı	Input capacitance (2)	$V_1 = V_{CC}/2 + 0.4 \sin(2\pi ft), f = 1 \text{ MHz}, V_{CC} = 5 \text{ V}$		1.6		pF

⁽¹⁾ All pins on each side of the barrier tied together creating a two-terminal device.

NOTE

Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance.

Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

Product Folder Links: ISO7310C ISO7310FC

Submit Documentation Feedback

Copyright © 2014–2015, Texas Instruments Incorporated

rocaback

12

⁽²⁾ Measured from input pin to ground.

Datasheet of ISO7310CDR - DGTL ISO 3KV 1CH GEN PURP 8SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



ISO7310C, ISO7310FC

www.ti.com

SLLSEI8D -JUNE 2014-REVISED APRIL 2015

8.3.1.2 Insulation Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER ⁽¹⁾	TEST CONDITIONS	SPECIFICATION	UNIT
V _{IOWM}	Maximum isolation working voltage		400	V_{RMS}
V _{IORM}	Maximum repetitive peak voltage per DIN V VDE V 0884-10		566	V _{PK}
		After Input/Output safety test subgroup 2/3, $V_{PR} = V_{IORM} \times 1.2$, $t = 10 \text{ s}$, Partial discharge < 5 pC	680	
V _{PR}	Input-to-output test voltage per DIN V VDE V 0884-10	Method a, After environmental tests subgroup 1, $V_{PR} = V_{IORM} \times 1.6$, $t = 10$ s, Partial Discharge < 5 pC	906	V _{PK}
		Method b1, $V_{PR} = V_{IORM} \times 1.875$, $t = 1 \text{ s}$ (100% Production test) Partial discharge < 5 pC	1062	
V_{IOTM}	Maximum transient overvoltage per DIN V VDE V 0884-10	V _{TEST} = V _{IOTM} t = 60 sec (qualification) t= 1 sec (100% production)	4242	V _{PK}
V_{IOSM}	Maximum surge isolation voltage per DIN V VDE V 0884-10	Test method per IEC 60065, 1.2/50 µs waveform, V _{TEST} = 1.3 x V _{IOSM} = 7800 V _{PK} (qualification)	6000	V_{PK}
V_{ISO}	Withstand isolation voltage per UL 1577	$\begin{split} &V_{TEST}=V_{ISO}=3000~V_{RMS},~t=60~sec\\ &(\text{qualification});\\ &V_{TEST}=1.2~x~V_{ISO}=3600~V_{RMS},~t=1~sec~(100\%\\ &\text{production}) \end{split}$	3000	V _{RMS}
Rs	Insulation resistance	V _{IO} = 500 V at T _S = 150°C	>10 ⁹	Ω
	Pollution degree		2	

⁽¹⁾ Climatic Classification 40/125/21

Table 1. IEC 60664-1 Ratings Table

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group	Material group	II
Installation algorification	Rated mains voltage ≤ 150 V _{RMS}	I–IV
Installation classification	Rated mains voltage ≤ 300 V _{RMS}	I–III

8.3.1.3 Regulatory Information

VDE	CSA	UL	CQC
Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 and DIN EN 61010-1 (VDE 0411-1):2011-07	Approved under CSA Component Acceptance Notice 5A, IEC 60950-1, and IEC 61010-1	Recognized under UL 1577 Component Recognition Program	Certified according to GB4943.1- 2011
Basic Insulation Maximum Transient Overvoltage, 4242 V _{PK} ; Maximum Surge Isolation Voltage, 6000 V _{PK} ; Maximum Repetitive Peak Voltage, 566 V _{PK}	400 V _{RMS} Basic Insulation and 200 V _{RMS} Reinforced Insulation working voltage per CSA 60950-1-07+A1+A2 and IEC 60950-1 2nd Ed.+A1+A2; 300 V _{RMS} Basic Insulation working voltage per CSA 61010-1-12 and IEC 61010-1 3rd Ed.	Single protection, 3000 V _{RMS} ⁽¹⁾	Basic Insulation, Altitude ≤ 5000 m, Tropical Climate, 250 V _{RMS} maximum working voltage
Certificate number: 40016131	Master contract number: 220991	File number: E181974	Certificate number: CQC15001121656

⁽¹⁾ Production tested \geq 3600 V_{RMS} for 1 second in accordance with UL 1577.

Copyright © 2014–2015, Texas Instruments Incorporated

Product Folder Links: ISO7310C ISO7310FC

Datasheet of ISO7310CDR - DGTL ISO 3KV 1CH GEN PURP 8SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



ISO7310C, ISO7310FC

SLLSEI8D - JUNE 2014 - REVISED APRIL 2015

www.ti.com

8.3.1.4 Safety Limiting Values

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Safety input, output, or supply	$R_{\theta JA} = 119.9 \text{ °C/W}, V_I = 5.5 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}$			190	mΛ
IS	current	$R_{\theta JA} = 119.9 \text{ °C/W}, V_I = 3.6 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}$	290			mA
T_S	Maximum case temperature				150	°C

The safety-limiting constraint is the absolute-maximum junction temperature specified in the *Absolut Maximun Ratings* table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the *Thermal Information* table is that of a device installed on a High-K Test Board for Leaded Surface-Mount Packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.




Figure 13. θ_{JC} Thermal Derating Curve per DIN V VDE 0884-10

Submit Documentation Feedback

Copyright © 2014–2015, Texas Instruments Incorporated

14

Product Folder Links: ISO7310C ISO7310FC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

www.ti.com

ISO7310C, ISO7310FC

SLLSEI8D -JUNE 2014-REVISED APRIL 2015

Device Functional Modes

Table 2. Function Table (1)

V	V	IN	C	DUT	
V _{CC1}	V _{CC2}	IIN	ISO7310C	ISO7310FC	
		Н	Н	Н	
PU	PU	PU	L	L	L
		Open	H ⁽²⁾	L ⁽³⁾	
PD	PU	X	H ⁽²⁾	L ⁽³⁾	
X	PD	X	Undetermined	Undetermined	

- PU = Powered up ($V_{CC} \ge 3 V$); PD = Powered down ($V_{CC} \le 2.1 V$); X = Irrelevant; H = High level; L = Low level In fail-safe condition, output defaults to high level In fail-safe condition, output defaults to low level

8.4.1 Device I/O Schematics




Figure 14. Device I/O Schematics

Copyright © 2014-2015, Texas Instruments Incorporated

Submit Documentation Feedback

15

Datasheet of ISO7310CDR - DGTL ISO 3KV 1CH GEN PURP 8SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



ISO7310C, ISO7310FC

SLLSEI8D - JUNE 2014 - REVISED APRIL 2015

www.ti.com

9 Applications and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

ISO7310x use single-ended TTL-logic switching technology. The supply voltage range is from 3 V to 5.5 V for both supplies, $V_{\rm CC1}$ and $V_{\rm CC2}$. When designing with digital isolators, it is important to keep in mind that due to the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (i.e. μ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

9.2 Typical Application

ISO7310 can be used with Texas Instruments' microcontroller, CAN transceiver, transformer driver, and low-dropout voltage regulator to create an Isolated CAN Interface as shown in Figure 15.



(1) Multiple pins and capacitors omitted for clarity purpose.

Figure 15. Isolated CAN Interface

Submit Documentation Feedback

Copyright © 2014–2015, Texas Instruments Incorporated

16

Product Folder Links: ISO7310C ISO7310FC

Datasheet of ISO7310CDR - DGTL ISO 3KV 1CH GEN PURP 8SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

ISO7310C, ISO7310FC

SLLSEI8D -JUNE 2014-REVISED APRIL 2015

Typical Application (continued)

9.2.1 Design Requirements

9.2.1.1 Typical Supply Current Equations

At $V_{CC1} = V_{CC2} = 5 \text{ V}$

- $I_{CC1} = 0.30517 + (0.01983 \times f)$
- $I_{CC2} = 1.40021 + (0.02879 \text{ x f}) + (0.0021 \text{ x f x C}_L)$

At $V_{CC1} = V_{CC2} = 3.3 \text{ V}$

- $I_{CC1} = 0.18133 + (0.01166 \times f)$
- $I_{CC2} = 1.053 + (0.01607 \text{ x f}) + (0.001488 \text{ x f x C}_L)$

 I_{CC1} and I_{CC2} are typical supply currents measured in mA, f is data rate measured in Mbps, C_{L} is the capacitive load measured in pF.

9.2.2 Detailed Design Procedure

Unlike optocouplers, which need external components to improve performance, provide bias, or limit current, ISO7310x only need two external bypass capacitors to operate.




Figure 16. Typical ISO7310 Circuit Hook-up

9.2.2.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO7310x incorporate many chip-level design improvements for overall system robustness. Some of these improvements include:

- · Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.

Copyright © 2014–2015, Texas Instruments Incorporated

Product Folder Links: ISO7310C ISO7310FC

Submit Documentation Feedback

Datasheet of ISO7310CDR - DGTL ISO 3KV 1CH GEN PURP 8SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



ISO7310C, ISO7310FC


SLLSEI8D - JUNE 2014-REVISED APRIL 2015

www.ti.com

Typical Application (continued)

9.2.3 Application Performance Curves

Typical eye diagrams of ISO7310x below indicate very low jitter and wide open eye at the maximum data rate of 25 Mbps.



10 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, a 0.1 μF bypass capacitor is recommended at input and output supply pins (V_{CC1} & V_{CC2}). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' SN6501. For such applications, detailed power supply design and transformer selection recommendations are available in SN6501 datasheet (SLLSEA0) .

Product Folder Links: ISO7310C ISO7310FC

Submit Documentation Feedback

Copyright © 2014–2015, Texas Instruments Incorporated

18

Datasheet of ISO7310CDR - DGTL ISO 3KV 1CH GEN PURP 8SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



ISO7310C, ISO7310FC

www.ti.com

SLLSEI8D -JUNE 2014-REVISED APRIL 2015

11 Layout

11.1 PCB Material

For digital circuit boards operating below 150 Mbps, (or rise and fall times higher than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 epoxy-glass as PCB material. FR-4 (Flame Retardant 4) meets the requirements of Underwriters Laboratories UL94-V0, and is preferred over cheaper alternatives due to its lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and its self-extinguishing flammability-characteristics.

11.2 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 19). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100pF/in².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power / ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, see Application Note SLLA284, Digital Isolator Design Guide,

11.3 Layout Example




Figure 19. Recommended Layer Stack

Copyright © 2014–2015, Texas Instruments Incorporated



Datasheet of ISO7310CDR - DGTL ISO 3KV 1CH GEN PURP 8SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



ISO7310C, ISO7310FC

SLLSEI8D - JUNE 2014 - REVISED APRIL 2015

www.ti.com

12 Device and Documentation Support

12.1 Trademarks

DeviceNet is a trademark of Texas Instruments.

12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

Isolation Glossary, SLLA353

Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: ISO7310C ISO7310FC

Submit Documentation Feedback

Copyright © 2014–2015, Texas Instruments Incorporated

20





D0008B


Datasheet of ISO7310CDR - DGTL ISO 3KV 1CH GEN PURP 8SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



PACKAGE OUTLINE

SOIC - 1.75 mm max height



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15], per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.








EXAMPLE BOARD LAYOUT

D0008B

SOIC - 1.75 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.








EXAMPLE STENCIL DESIGN

D0008B

SOIC - 1.75 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





Datasheet of ISO7310CDR - DGTL ISO 3KV 1CH GEN PURP 8SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

13-Apr-2015

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ISO7310CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7310C	Samples
ISO7310CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7310C	Samples
ISO7310FCD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7310FC	Samples
ISO7310FCDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7310FC	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: Tl has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "--" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Addendum-Page 1



Datasheet of ISO7310CDR - DGTL ISO 3KV 1CH GEN PURP 8SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

www.ti.com 13-Apr-2015

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information that may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Datasheet of ISO7310CDR - DGTL ISO 3KV 1CH GEN PURP 8SOIC


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




PACKAGE MATERIALS INFORMATION

www.ti.com 14-Apr-2015


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7310CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7310FCDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1


Datasheet of ISO7310CDR - DGTL ISO 3KV 1CH GEN PURP 8SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



PACKAGE MATERIALS INFORMATION

www.ti.com 14-Apr-2015



*All dimensions are nominal

7 III difficilities die Hermital							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7310CDR	SOIC	D	8	2500	367.0	367.0	35.0
ISO7310FCDR	SOIC	D	8	2500	367.0	367.0	35.0



Datasheet of ISO7310CDR - DGTL ISO 3KV 1CH GEN PURP 8SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals **Data Converters** dataconverter.ti.com www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial

 Clocks and Timers
 www.ti.com/clocks
 Industrial
 www.ti.com/industrial

 Interface
 interface.ti.com
 Medical
 www.ti.com/medical

 Logic
 logic.ti.com
 Security
 www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

Products

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated