

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

[STMicroelectronics](#)

[STF10N80K5](#)

For any questions, you can email us directly:

sales@integrated-circuit.com



STF10N80K5

N-channel 800 V, 0.470 Ω typ., 9 A MDmesh™ K5
 Power MOSFET in a TO-220FP package

Datasheet - production data





Figure 1. Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max	I _D	P _{TOT}
STF10N80K5	800 V	0.600 Ω	9 A	30 W

- Industry's best R_{DS(on)}
- Industry's best figure of merit (FoM)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

- Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1. Device summary

Order code	Marking	Package	Packaging
STF10N80K5	10N80K5	TO-220FP	Tube

Contents

1	Electrical ratings	3
2	Electrical characteristics	4
3	Electrical characteristics (curves)	6
4	Test circuits	9
5	Package mechanical data	10
6	Revision history	13

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Units
V_{GS}	Gate-source voltage	± 30	V
$I_D^{(1)}$	Drain current (continuous) at $T_C = 25\text{ }^\circ\text{C}$	9	A
$I_D^{(1)}$	Drain current (continuous) at $T_C = 100\text{ }^\circ\text{C}$	6	A
$I_{DM}^{(2)}$	Drain current (pulsed)	36	A
P_{TOT}	Total dissipation at $T_C = 25\text{ }^\circ\text{C}$	30	W
I_{AR}	Max current during repetitive or single pulse avalanche (pulse width limited by T_{jmax})	3	A
E_{AS}	Single pulse avalanche energy (starting $T_J = 25\text{ }^\circ\text{C}$, $I_D=I_{AS}$, $V_{DD}= 50\text{ V}$)	130	mJ
V_{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink ($t=1\text{ s}$; $T_C=25\text{ }^\circ\text{C}$)	2500	V
$dv/dt^{(3)}$	Peak diode recovery voltage slope	4.5	V/ns
$dv/dt^{(4)}$	MOSFET $dv/dt^{(4)}$ ruggedness	50	V/ns
T_j T_{stg}	Operating junction temperature Storage temperature	-55 to 150	$^\circ\text{C}$

- Limited by maximum junction temperature.
- Pulse width limited by safe operating area.
- $I_{SD} \leq 9\text{ A}$, $di/dt \leq 100\text{ A}/\mu\text{s}$, $V_{DS(Peak)} \leq V_{(BR)DSS}$
- $V_{DS} \leq 640\text{ V}$

Table 3. Thermal data

Symbol	Parameter	Value	Units
$R_{thj-case}$	Thermal resistance junction-case max	4.2	$^\circ\text{C}/\text{W}$
$R_{thj-amb}$	Thermal resistance junction-ambient max	62.5	

Electrical characteristics

STF10N80K5

2 Electrical characteristics

(T_{CASE} = 25 °C unless otherwise specified).

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0, I _D = 1 mA	800			V
I _{DSS}	Zero gate voltage drain current	V _{GS} = 0, V _{DS} = 800 V			1	μA
		V _{GS} = 0, V _{DS} = 800 V, T _C = 125 °C			50	μA
I _{GSS}	Gate body leakage current	V _{DS} = 0, V _{GS} = ± 20 V			±10	μA
V _{GS(th)}	Gate threshold voltage	V _{DS} = V _{GS} , I _D = 100 μA	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 4.5 A		0.470	0.600	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C _{iss}	Input capacitance	V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0	-	635	-	pF
C _{oss}	Output capacitance		-	53	-	pF
C _{rss}	Reverse transfer capacitance		-	0.8	-	pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	V _{GS} = 0, V _{DS} = 0 to 640 V	-	85	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related		-	34	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz, I _D = 0	-	6	-	Ω
Q _g	Total gate charge	V _{DD} = 640 V, I _D = 9 A V _{GS} = 10 V (see Figure 16)	-	22	-	nC
Q _{gs}	Gate-source charge		-	5.5	-	nC
Q _{gd}	Gate-drain charge		-	13.2	-	nC

1. "Time related" is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}
2. "Energy related" is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

STF10N80K5

Electrical characteristics

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 400\text{ V}$, $I_D = 4.5\text{ A}$, $R_G = 4.7\ \Omega$, $V_{GS} = 10\text{ V}$ (see Figure 18)	-	14.5	-	ns
t_r	Rise time		-	11	-	ns
$t_{d(off)}$	Turn-off delay time		-	35	-	ns
t_f	Fall time		-	14	-	ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current		-		9	A
I_{SDM}	Source-drain current (pulsed)		-		36	A
$V_{SD}^{(1)}$	Forward on voltage	$I_{SD} = 9\text{ A}$, $V_{GS} = 0$	-		1.5	V
t_{rr}	Reverse recovery time	$I_{SD} = 9\text{ A}$, $V_{DD} = 60\text{ V}$ $di/dt = 100\text{ A}/\mu\text{s}$, (see Figure 17)	-	370		ns
Q_{rr}	Reverse recovery charge		-	4.58		μC
I_{RRM}	Reverse recovery current		-	25		A
t_{rr}	Reverse recovery time	$I_{SD} = 9\text{ A}$, $V_{DD} = 60\text{ V}$ $di/dt = 100\text{ A}/\mu\text{s}$, $T_j = 150\text{ }^\circ\text{C}$ (see Figure 17)	-	520		ns
Q_{rr}	Reverse recovery charge		-	5.88		μC
I_{RRM}	Reverse recovery current		-	22.5		A

1. Pulsed: pulse duration = 300 μs , duty cycle 1.5%

Table 8. Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Typ.	Max	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	$I_{GS} = \pm 1\text{ mA}$, $I_D = 0$	30	-	-	V

The built-in back-to-back Zener diodes have been specifically designed to enhance the ESD capability of the device. The Zener voltage is appropriate for efficient and cost-effective intervention to protect the device integrity. These integrated Zener diodes thus eliminate the need for external components.

Electrical characteristics (curves)







STF10N80K5

3 Electrical characteristics (curves)



STF10N80K5


Electrical characteristics (curves)



Electrical characteristics (curves)

STF10N80K5

Figure 14. Output capacitance stored energy



4 Test circuits

Figure 15. Switching times test circuit for resistive load




Figure 16. Gate charge test circuit




Figure 17. Test circuit for inductive load switching and diode recovery times





Figure 18. Unclamped inductive load test circuit




5 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

STF10N80K5

Package mechanical data

Figure 19. TO-220FP drawing



7012510_Rev_K_B

Package mechanical data

STF10N80K5

Table 9. TO-220FP mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	4.4		4.6
B	2.5		2.7
D	2.5		2.75
E	0.45		0.7
F	0.75		1
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.2
G1	2.4		2.7
H	10		10.4
L2		16	
L3	28.6		30.6
L4	9.8		10.6
L5	2.9		3.6
L6	15.9		16.4
L7	9		9.3
Dia	3		3.2

6 Revision history

Table 10. Document revision history

Date	Revision	Changes
23-Jun-2014	1	Initial release.
13-Aug-2014	2	<ul style="list-style-type: none">– Document status promoted from preliminary data to production data.– Inserted Section 3: Electrical characteristics (curves).– Minor text changes.
17-Set-2014	3	Updated title, features and description in cover page.
05-Nov-2014	4	<ul style="list-style-type: none">Updated 3: Electrical characteristics (curves)Minor text changes

STF10N80K5

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics – All rights reserved