Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

STMicroelectronics
STF10N80K5

For any questions, you can email us directly:
sales@integrated-circuit.com

STF10N80K5

N-channel 800 V, 0.470 Ω typ., 9 A MDmesh™ K5 Power MOSFET in a TO-220FP package

Datasheet - production data



TO-220FP

Figure 1. Internal schematic diagram



Features

Order code	V_{DS}	$R_{DS(on)}$ max	I_D	P_{TOT}
STF10N80K5	800 V	0.600 Ω	9 A	30 W

- Industry's best $R_{DS(on)}$
- Industry's best figure of merit (FoM)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

- Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1. Device summary

Order code	Marking	Package	Packaging
STF10N80K5	10N80K5	TO-220FP	Tube

Contents

1 Electrical ratings 3

2 Electrical characteristics 4

3 Electrical characteristics (curves) 6

4 Test circuits 9

5 Package mechanical data 10

6 Revision history 13

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Units
V_{GS}	Gate-source voltage	± 30	V
I_D (1)	Drain current (continuous) at T_C = 25 °C	9	A
I_D (1)	Drain current (continuous) at T_C = 100 °C	6	A
I_{DM} (2)	Drain current (pulsed)	36	A
P_{TOT}	Total dissipation at T_C = 25 °C	30	W
I_{AR}	Max current during repetitive or single pulse avalanche (pulse width limited by T_{jmax})	3	A
E_{AS}	Single pulse avalanche energy (starting T_J = 25 °C, I_D=I_{AS}, V_{DD}= 50 V)	130	mJ
V_{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1 s; T_C=25 °C)	2500	V
dv/dt (3)	Peak diode recovery voltage slope	4.5	V/ns
dv/dt(4)	MOSFET dv/dt ruggedness	50	V/ns
T_j T_{stg}	Operating junction temperature Storage temperature	-55 to 150	°C

1. Limited by maximum junction temperature.
2. Pulse width limited by safe operating area.
3. I_{SD} ≤ 9 A, di/dt ≤ 100 A/µs, $V_{DS(Peak)}$ ≤ $V_{(BR)DSS}$
4. V_{DS} ≤ 640 V

Table 3. Thermal data

Symbol	Parameter	Value	Units
R_{thj}-case	Thermal resistance junction-case max	4.2	°C/W
R_{thj}-amb	Thermal resistance junction-ambient max	62.5	

2 Electrical characteristics

(T_{CASE} = 25 °C unless otherwise specified).

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	V_{GS}= 0, I_D = 1 mA	800			V
I_{DSS}	Zero gate voltage drain current	V_{GS} = 0, V_{DS} = 800 V			1	µA
		V_{GS} = 0, V_{DS} = 800 V, Tc=125 °C			50	µA
I_{GSS}	Gate body leakage current	V_{DS} = 0, V_{GS} = ± 20 V			±10	µA
$V_{GS(th)}$	Gate threshold voltage	V_{DS} = V_{GS}, I_D = 100 µA	3	4	5	V
$R_{DS(on)}$	Static drain-source on-resistance	V_{GS} = 10 V, I_D= 4.5 A		0.470	0.600	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance	V_{DS} =100 V, f =1 MHz, V_{GS} =0	-	635	-	pF
C_{oss}	Output capacitance		-	53	-	pF
C_{rss}	Reverse transfer capacitance		-	0.8	-	pF
$C_{o(tr)}$(1)	Equivalent capacitance time related	V_{GS} = 0, V_{DS} = 0 to 640 V	-	85	-	pF
$C_{o(er)}$(2)	Equivalent capacitance energy related		-	34	-	pF
R_G	Intrinsic gate resistance	f = 1 MHz, I_D=0	-	6	-	Ω
Q_g	Total gate charge	V_{DD} = 640 V, I_D = 9 A V_{GS} =10 V *(see Figure 16)*	-	22	-	nC
Q_{gs}	Gate-source charge		-	5.5	-	nC
Q_{gd}	Gate-drain charge		-	13.2	-	nC

1. “Time related” is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}
2. “Energy related” is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	V_{DD} = 400 V, I_D = 4.5 A, R_G= 4.7 Ω, V_{GS} =10 V *(see Figure 18)*	-	14.5	-	ns
t_r	Rise time		-	11	-	ns
$t_{d(off)}$	Turn-off delay time		-	35	-	ns
t_f	Fall time		-	14	-	ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current		-		9	A
I_{SDM}	Source-drain current (pulsed)		-		36	A
V_{SD} (1)	Forward on voltage	I_{SD}= 9 A, V_{GS}=0	-		1.5	V
t_{rr}	Reverse recovery time	I_{SD}= 9 A, V_{DD}= 60 V di/dt = 100 A/µs, *(see Figure 17)*	-	370		ns
Q_{rr}	Reverse recovery charge		-	4.58		µC
I_{RRM}	Reverse recovery current		-	25		A
t_{rr}	Reverse recovery time	I_{SD}= 9 A,V_{DD}= 60 V di/dt=100 A/µs, Tj=150 °C *(see Figure 17)*	-	520		ns
Q_{rr}	Reverse recovery charge		-	5.88		µC
I_{RRM}	Reverse recovery current		-	22.5		A

1. Pulsed: pulse duration = 300µs, duty cycle 1.5%

Table 8. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	I_{GS}= ± 1mA, I_D= 0	30	-	-	V

The built-in back-to-back Zener diodes have been specifically designed to enhance the ESD capability of the device. The Zener voltage is appropriate for efficient and cost-effective intervention to protect the device integrity. These integrated Zener diodes thus eliminate the need for external components.

3 Electrical characteristics (curves)

Figure 2. Safe operating area



Figure 3. Thermal impedance



Figure 4. Output characteristics



Figure 5. Transfer characteristics



Figure 6. Gate charge vs. gate-source voltage



Figure 7. Static drain-source on-resistance



Figure 8. Capacitance variations



Figure 9. Source-drain diode forward characteristics



Figure 10. Normalized gate threshold voltage vs. temperature



Figure 11. Normalized on-resistance vs. temperature



Figure 12. Normalized $V_{(BR)DSS}$ vs. temperature



Figure 13. Maximum avalanche energy vs. starting T_J



Figure 14. Output capacitance stored energy



4 Test circuits

Figure 15. Switching times test circuit for resistive load



Figure 16. Gate charge test circuit



Figure 17. Test circuit for inductive load switching and diode recovery times



Figure 18. Unclamped inductive load test circuit



5 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK® is an ST trademark.

Figure 19. TO-220FP drawing



Table 9. TO-220FP mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	4.4		4.6
B	2.5		2.7
D	2.5		2.75
E	0.45		0.7
F	0.75		1
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.2
G1	2.4		2.7
H	10		10.4
L2		16	
L3	28.6		30.6
L4	9.8		10.6
L5	2.9		3.6
L6	15.9		16.4
L7	9		9.3
Dia	3		3.2

6 Revision history

Table 10. Document revision history

Date	Revision	Changes
23-Jun-2014	1	Initial release.
13-Aug-2014	2	– Document status promoted from preliminary data to production data. – Inserted *Section 3: Electrical characteristics (curves)*. – Minor text changes.
17-Set-2014	3	Updated title, features and description in cover page.
05-Nov-2014	4	Updated *3: Electrical characteristics (curves)* Minor text changes

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.