Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments
TPS79601DCQR

For any questions, you can email us directly: sales@integrated-circuit.com



Datasheet of TPS79601DCQR - IC REG LDO ADJ 1A SOT223-6

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com











TPS79601, TPS79613, TPS79618, TPS79625 TPS79628, TPS79630, TPS79633, TPS79650

SLVS351P - SEPTEMBER 2002-REVISED MARCH 2015

TPS796xx Ultralow-Noise, High PSRR, Fast, RF, 1-A Low-Dropout Linear Regulators

1 Features

- 1-A Low-Dropout Regulator With Enable
- Available in Fixed and Adjustable (1.2 V to 5.5 V) Versions
- High PSRR (53 dB at 10 kHz)
- Ultralow-Noise (40 μV_{RMS}, TPS79630)
- Fast Start-Up Time (50 μs)
- Stable With a 1-µF Ceramic Capacitor
- Excellent Load and Line Transient Response
- Very Low Dropout Voltage (250 mV at Full Load, TPS79630)
- 3 x 3 VSON PowerPAD™, SOT223-6, and TO-263 Packages

2 Applications

- RF: VCOs, Receivers, ADCs
- Audio
- Bluetooth[®], Wireless LAN
- · Cellular and Cordless Telephones
- · Handheld Organizers, PDAs

3 Description


The TPS796 family of low-dropout (LDO) low-power linear voltage regulators features high power-supply rejection ratio (PSRR), ultralow-noise, fast start-up, and excellent line and load transient responses in small outline, 3 x 3 VSON, SOT223-6, and TO-263 packages. Each device in the family is stable with a small, 1-µF ceramic capacitor on the output. The family uses an advanced, proprietary BiCMOS fabrication process to yield extremely low dropout voltages (for example, 250 mV at 1 A). Each device achieves fast start-up times (approximately 50 µs with a 0.001-µF bypass capacitor) while consuming very low quiescent current (265 µA typical). Moreover, when the device is placed in standby mode, the supply current is reduced to less than 1 µA. The TPS79630 exhibits approximately 40 µV_{RMS} of output voltage noise at 3.0-V output, with a 0.1-µF bypass capacitor. Applications with analog components that are noise sensitive, such as portable RF electronics, benefit from the high PSRR, low noise features, and need fast response time.

Device Information⁽¹⁾


PART NUMBER	PACKAGE	BODY SIZE (NOM)	
	VSON (8)	3.00 mm × 3.00 mm	
TPS796	SOT-223 (6)	6.50 mm × 3.50 mm	
	TO-263 (5)	10.16 mm × 8.42 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Ripple Rejection vs Frequency TPS79630



Output Spectral Noise Density vs Frequency TPS79630





Datasheet of TPS79601DCQR - IC REG LDO ADJ 1A SOT223-6

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

TPS79601, TPS79613, TPS79618, TPS79625 TPS79628, TPS79630, TPS79633, TPS79650



SLVS351P - SEPTEMBER 2002-REVISED MARCH 2015

www.ti.com

Table of Contents

1	Features 1		8.1 Application Information	14
2	Applications 1		8.2 Typical Application	14
3	Description 1		8.3 Do's and Don'ts	17
4	Revision History2	9	Power Supply Recommendations	17
5	Pin Configuration and Functions	10	Layout	. 17
6	Specifications4		10.1 Layout Guidelines	17
•	6.1 Absolute Maximum Ratings 4		10.2 Layout Examples	18
	6.2 ESD Ratings 4		10.3 Thermal Considerations	19
	6.3 Recommended Operating Conditions		10.4 Estimating Junction Temperature	20
	6.4 Thermal Information	11	Device and Documentation Support	. 22
	6.5 Electrical Characteristics		11.1 Device Support	22
	6.6 Typical Characteristics		11.2 Documentation Support	22
7	Detailed Description		11.3 Related Links	
•	7.1 Overview		11.4 Trademarks	23
	7.2 Functional Block Diagrams		11.5 Electrostatic Discharge Caution	23
	· ·		11.6 Glossary	23
	7.3 Feature Description	12	Mechanical, Packaging, and Orderable Information	21
8	Application and Implementation 14		IIIOIIIIauoii	. 20

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision O (November 2013) to Revision P

Page

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	. 1
•	Changed front-page figure; updated graph style, replaced device pinouts with application circuits	. 1
•	Changed Pin Configuration and Functions section; updated table format and added pinout drawings	. 3
•	Changed "free-air" to "junction" temperature in condition statement for Absolute Maximum Ratings	. 4
•	Changed V _{OUT} accuracy for TPS79601, test conditions and specified values	. 6
•	Deleted Start-up time symbol	. 6
•	Added Thermal shutdown temperature specification to Electrical Characteristics	. 6
•	Added Operating junction temperature specification to Electrical Characteristics	. 6
•	Added condition statement to Typical Characteristics	. 7
		_

Changes from Revision N (January 2011) to Revision O

Page

•	Changed Power-Supply Ripple Rejection 3rd test condition from "f = 10 Hz" to "f = 10 kHz" (typo)	6
•	Changed Power-Supply Ripple Rejection 4th test condition from "f = 100 Hz" to "f = 100 kHz" (typo)	6

Changes from Revision M (October 2010) to Revision N

Page

•	Corrected typo in front-page figure

Changes from Revision L (August 2010) to Revision M

Page

Datasheet of TPS79601DCQR - IC REG LDO ADJ 1A SOT223-6

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com





www.ti.com

TPS79601, TPS79613, TPS79618, TPS79625 TPS79628, TPS79630, TPS79633, TPS79650


SLVS351P - SEPTEMBER 2002-REVISED MARCH 2015

5 Pin Configuration and Functions





DRB Package 8-Pin VSON Top View



Pin Functions

	1 III anodolio							
	PIN							
NAME	SOT223 TO-263	VSON	I/O	DESCRIPTION				
EN	1	8	I	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. EN can be connected to IN if not used.				
FB	5	5	I	This terminal is the feedback input voltage for the adjustable device.				
GND	3, Tab	6, PowerPAD	_	Regulator ground				
IN	2	1, 2	I	Unregulated input to the device.				
N/C	_	7		Not internally connected. This pin must either be left open, or tied to GND.				
NR	5	5	_	Connecting an external capacitor to this pin bypasses noise generated by the internal bandgap. This improves power-supply rejection and reduces output noise.				
OUT	4	3, 4	0	Output of the regulator.				



Datasheet of TPS79601DCQR - IC REG LDO ADJ 1A SOT223-6

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

TPS79601, TPS79613, TPS79618, TPS79625 TPS79628, TPS79630, TPS79633, TPS79650



SLVS351P - SEPTEMBER 2002-REVISED MARCH 2015

www.ti.com

6 Specifications

6.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted) (1)

1 0,	1 5 (· · · · · · · · · · · · · · · · · · ·			
		MIN	MAX	UNIT	
	IN	-0.3	6		
Voltage	EN	-0.3	V _{IN} + 0.3	V	
	OUT		6		
Current	Peak output	Interna	Illy limited		
Power dissipation	Continuous total	See Therm	See Thermal Information		
Temperature	Junction, T _J	-40	150	90	
	Storage, T _{stg}	-65	150	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±2000	
$V_{(ESD)}$	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V_{IN}	Input voltage	2.7	5.5	V
I _{OUT}	Output current	0	1	А
T_{J}	Operating junction temperature	-40	125	°C

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



Datasheet of TPS79601DCQR - IC REG LDO ADJ 1A SOT223-6

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

TPS79601, TPS79613, TPS79618, TPS79625 TPS79628, TPS79630, TPS79633, TPS79650

SLVS351P - SEPTEMBER 2002-REVISED MARCH 2015

Thermal Information

	THERMAL METRIC ⁽¹⁾ (2)	DRB (VSON)	DCQ (SOT-223)	KTT (TO-263)	UNIT
		8 PINS	6 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	47.8	70.4	25	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	83	70	35	
$R_{\theta JB}$	Junction-to-board thermal resistance	N/A	N/A	N/A	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.1	6.8	1.5	· C/VV
Ψ_{JB}	Junction-to-board characterization parameter	17.8	30.1	8.52	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	12.1	6.3	0.4	

- For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.
- Thermal data for the DRB, DCQ, and DRV packages are derived by thermal simulations based on JEDEC-standard methodology as specified in the JESD51 series. The following assumptions are used in the simulations:
- i. DRB: The exposed pad is connected to the PCB ground layer through a 2×2 thermal via array. ii. DCQ: The exposed pad is connected to the PCB ground layer through a 3×2 thermal via array.
 - iii. KTT: The exposed pad is connected to the PCB ground layer through a 5 x 4 thermal via array.
 - (b) i. DRB: The top and bottom copper layers are assumed to have a 20% thermal conductivity of copper representing a 20% copper
 - ii. DCQ: Each of top and bottom copper layers has a dedicated pattern for 20% copper coverage.
 - iii. KTT: The top and bottom copper layers are assumed to have a 20% thermal conductivity of copper representing a 20% copper coverage.
 - (c) These data were generated with only a single device at the center of a JEDEC high-K (2s2p) board with 3in x 3in copper area. To understand the effects of the copper area on thermal performance, see Power Dissipation and Estimating Junction Temperature.



Datasheet of TPS79601DCQR - IC REG LDO ADJ 1A SOT223-6

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

TPS79601, TPS79613, TPS79618, TPS79625 TPS79628, TPS79630, TPS79633, TPS79650



SLVS351P - SEPTEMBER 2002-REVISED MARCH 2015

www.ti.com

6.5 Electrical Characteristics

Over recommended operating temperature range ($T_J = -40^{\circ}C$ to 125°C), $V_{EN} = V_{IN}$, $V_{IN} = V_{OUT(nom)} + 1 V^{(1)}$, $I_{OUT} = 1 \text{ mA}$, $C_{OUT} = 1 \text{ mA}$ = 10 μ F, and C_{NR} = 0.01 μ F, unless otherwise noted. Typical values are at 25°C.

	PARAMETE	iR .	TEST COND	ITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Input voltage ⁽¹⁾				2.7		5.5	V
V _{FB}	Internal reference (TPS79601)			1.2	1.225	1.25	V
I _{OUT}	Continuous output	current			0		1	Α
	Output voltage range	TPS79601			1.225		5.5 – V _{DO}	V
V _{OUT}		TPS79601 ⁽²⁾	$0 \mu A \le I_{OUT} \le 1 A, V_{OUT(nom)}$	$+ 1 V \le V_{IN} \le 5.5 V^{(1)}$	0.98V _{OUT(nom)}	V _{OUT(nom)}	1.02V _{OUT(nom)}	V
001	Accuracy	Fixed V _{OUT} < 5 V	$0 \mu A \le I_{OUT} \le 1 A, V_{OUT(nom)}$		-2%	, ,	2%	
		Fixed V _{OUT} = 5 V	0 μA ≤ I _{OUT} ≤ 1 A, V _{OUT(nom)}	$+ 1 V \le V_{IN} \le 5.5 V^{(1)}$	-3%		3%	
$\Delta V_{O(\Delta VI)}$	Line regulation (1)		$V_{OUT} + 1 V \le V_{IN} \le 5.5 V$			0.05	0.12	%/V
$\Delta V_{O(\Delta IO)}$	Load regulation		0 μA ≤ I _{OUT} ≤ 1 A			5		mV
		TPS79628	I _{OUT} = 1 A			270	365	
	Dropout voltage (3)	TPS79628DRB	I _{OUT} = 250 mA			52	90	
V_{DO}	$(V_{IN} = V_{OUT(nom)} -$	TPS79630	I _{OUT} = 1 A			250	345	mV
	0.1 V)	TPS79633	I _{OUT} = 1 A			220	325	
		TPS79650	I _{OUT} = 1 A			200	300	
I _{CL}	Output current limit		V _{OUT} = 0 V		2.4		4.2	Α
I _{GND}	Ground pin current		0 μA ≤ I _{OUT} ≤ 1 A			265	385	μΑ
I _{SHDN}	Shutdown current ⁽⁴⁾)	$V_{EN} = 0 \text{ V}, 2.7 \text{ V} \le V_{IN} \le 5.5$	$V_{EN} = 0 \text{ V}, 2.7 \text{ V} \le V_{IN} \le 5.5 \text{ V}$		0.07	1	μΑ
I _{FB}	Feedback pin curre	nt	V _{FB} = 1.225 V				1	μΑ
	Power-supply rejection ratio (TPS79630)		f = 100 Hz. I _{OUT} = 10 mA			59		
DODD			f = 100 Hz, I _{OUT} = 1 A f = 10 kHz, I _{OUT} = 1A			54		dB
PSRR						53		
			f = 100 kHz, I _{OUT} = 1 A			42		
				C _{NR} = 0.001 µF		54		
	Output paids valtage	~ (TDC70020)	BW = 100 Hz to 100 kHz,	$C_{NR} = 0.0047 \mu F$		46		/
V _n	Output noise voltag	e (1P5/9630)	I _{OUT} = 1 A	C _{NR} = 0.01 µF		41		μV _{RMS}
				$C_{NR} = 0.1 \ \mu F$		40		
				C _{NR} = 0.001 µF		50		
	Start-up time (TPS7	79630)	$R_L = 3 \Omega$, $C_{OUT} = 1 \mu F$	$C_{NR} = 0.0047 \mu F$		75		μs
			ουη – τ μι	C _{NR} = 0.01 µF		110		
V _{EN(HI)}	Enable high (enable	ed)	2.7 V ≤ V _{IN} ≤ 5.5 V		1.7		V _{IN}	V
V _{EN(LO)}	Enable low (shutdown) 2.7 V ≤ V _{IN} ≤ 5.5 V			0		0.7	V	
I _{EN(HI)}	Enable pin current,	enabled	V _{EN} = 0 V		-1		1	μA
10/10	Undervoltage locko	ut	V _{CC} rising		2.25		2.65	V
UVLO	Hysteresis		1			100		mV
т	Thormal abutda	tomporatura	Shutdown, temperature incr	easing		165		۰.
T _{sd}	Thermal shutdown	temperature	Reset, temperature decreasing			140		°C
TJ	Operating junction t	temperature			-40		125	°C

- Minimum $V_{IN} = V_{OUT} + V_{DO}$ or 2.7 V, whichever is greater. TPS79650 is tested at $V_{IN} = 5.5$ V. Tolerance of external resistors not included in this specification.
- (2)
- (3) (4) $\rm V_{DO}$ is not measured for TPS79618 and TPS79625 because minimum $\rm V_{IN}$ = 2.7 V.
- For adjustable version, this applies only after V_{IN} is applied; then V_{EN} transitions high to low.

Datasheet of TPS79601DCQR - IC REG LDO ADJ 1A SOT223-6

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

TPS79601, TPS79613, TPS79618, TPS79625 TPS79628, TPS79630, TPS79633, TPS79650

SLVS351P - SEPTEMBER 2002 - REVISED MARCH 2015

6.6 Typical Characteristics

At $V_{EN} = V_{IN}$, $V_{IN} = V_{OUT(nom)} + 1$ V, $I_{OUT} = 1$ mA, $C_{OUT} = 10$ μ F, $C_{NR} = 0.01$ μ F, $C_{IN} = 2.2$ μ F, and $T_J = 25$ °C, unless otherwise noted




Figure 1. TPS79630 Output Voltage vs Output Current




Figure 2. TPS79628 Output Voltage vs Junction Temperature




Figure 3. TPS79628 Ground Current vs Junction Temperature




Figure 4. TPS79630 Output Spectral Noise Density vs Frequency




Figure 5. TPS79630 Output Spectral Noise Density vs Frequency




Figure 6. TPS79630 Output Spectral Noise Density vs Frequency

TPS79601, TPS79613, TPS79618, TPS79625 TPS79628, TPS79630, TPS79633, TPS79650



SLVS351P - SEPTEMBER 2002-REVISED MARCH 2015

www.ti.com

Typical Characteristics (continued)

At $V_{EN} = V_{IN}$, $V_{IN} = V_{OUT(nom)} + 1$ V, $I_{OUT} = 1$ mA, $C_{OUT} = 10$ μ F, $C_{NR} = 0.01$ μ F, $C_{IN} = 2.2$ μ F, and $T_J = 25$ °C, unless otherwise noted.




Figure 7. TPS79630 Root Mean Squared Output Noise vs Bypass Capacitance




Figure 8. TPS79628 Dropout Voltage vs Junction Temperature




Figure 9. TPS79630 Ripple Rejection vs Frequency




Figure 10. TPS79630 Ripple Rejection vs Frequency




Figure 11. TPS79630 Ripple Rejection vs Frequency




Figure 12. Start-Up Time



www.ti.com

TPS79601, TPS79613, TPS79618, TPS79625 TPS79628, TPS79630, TPS79633, TPS79650

SLVS351P - SEPTEMBER 2002-REVISED MARCH 2015

Typical Characteristics (continued)

At $V_{EN} = V_{IN}$, $V_{IN} = V_{OUT(nom)} + 1$ V, $I_{OUT} = 1$ mA, $C_{OUT} = 10$ μ F, $C_{NR} = 0.01$ μ F, $C_{IN} = 2.2$ μ F, and $T_J = 25$ °C, unless otherwise noted.




Figure 13. TPS79618 Line Transient Response




Figure 14. TPS79630 Line Transient Response




Figure 15. TPS79628 Load Transient Response




Figure 16. TPS79625 Power Up/Power Down




Figure 17. TPS79630 Dropout Voltage vs Output Current




Figure 18. TPS79601 Dropout Voltage vs Input Voltage

Datasheet of TPS79601DCQR - IC REG LDO ADJ 1A SOT223-6

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

TPS79601, TPS79613, TPS79618, TPS79625 TPS79628, TPS79630, TPS79633, TPS79650




SLVS351P - SEPTEMBER 2002-REVISED MARCH 2015

www.ti.com

Typical Characteristics (continued)

At $V_{EN} = V_{IN}$, $V_{IN} = V_{OUT(nom)} + 1$ V, $I_{OUT} = 1$ mA, $C_{OUT} = 10$ μ F, $C_{NR} = 0.01$ μ F, $C_{IN} = 2.2$ μ F, and $T_J = 25$ °C, unless otherwise noted.






Figure 19. TPS79630 Typical Regions of Stability Equivalent Series Resistance (ESR) vs Output Current

Figure 20. TPS79630 Typical Regions of Stability Equivalent Series Resistance (ESR) vs Output Current




Figure 21. TPS79630 Typical Regions of Stability Equivalent Series Resistance (ESR) vs Output Current





TPS79601, TPS79613, TPS79618, TPS79625 TPS79628, TPS79630, TPS79633, TPS79650

SLVS351P - SEPTEMBER 2002-REVISED MARCH 2015

www.ti.com

Detailed Description

Overview

The TPS796 family of low-dropout (LDO) regulators combines the high performance required of many RF and precision analog applications with low current consumption. High PSRR is provided by a high-gain, highbandwidth error loop with good supply rejection at very low headroom $(V_{IN} - V_{OUT})$. A noise-reduction pin is provided to bypass noise generated by the band-gap reference and to improve PSRR, while a quick-start circuit quickly charges this capacitor at start-up. All versions have thermal and overcurrent protection, and are fully specified from -40°C to 125°C.

7.2 Functional Block Diagrams




Figure 22. Functional Block Diagram—Adjustable Version




Figure 23. Functional Block Diagram—Fixed Version



Datasheet of TPS79601DCQR - IC REG LDO ADJ 1A SOT223-6

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

TPS79601, TPS79613, TPS79618, TPS79625 TPS79628, TPS79630, TPS79633, TPS79650

TEXAS INSTRUMENTS

SLVS351P - SEPTEMBER 2002-REVISED MARCH 2015

www.ti.com

7.3 Feature Description

7.3.1 Shutdown

The enable pin (EN) is active high and is compatible with standard and low-voltage TTL-CMOS levels. When shutdown capability is not required, EN can be connected to IN.

7.3.2 Start-Up

The TPS796 uses a start-up circuit to quickly charge the noise reduction capacitor, C_{NR} , if present (see the *Functional Block Diagrams*). This circuit allows for the combination of very low output noise and fast start-up times. The NR pin is high impedance so a low leakage C_{NR} capacitor must be used; most ceramic capacitors are appropriate for this configuration.

For the fastest start-up, apply V_{IN} first, and then drive the enable pin (EN) high. If EN is tied to IN, start-up is somewhat slower. To ensure that C_{NR} is fully charged during start-up, use a 0.1- μ F or smaller capacitor.

7.3.3 Undervoltage Lockout (UVLO)

The TPS796 uses an undervoltage lockout circuit to keep the output shut off until internal circuitry is operating properly. The UVLO circuit has approximately 100 mV of hysteresis to help reject input voltage drops when the regulator first turns on.

7.3.4 Regulator Protection

The TPS796xx PMOS-pass transistor has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (for example, during power-down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be appropriate.

The TPS796xx features internal current limiting and thermal protection. During normal operation, the TPS796xx limits output current to approximately 2.8 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds approximately 165°C (T_{sd}), thermal-protection circuitry shuts it down. Once the device has cooled down to below approximately 140°C, regulator operation resumes.

Datasheet of TPS79601DCQR - IC REG LDO ADJ 1A SOT223-6

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TPS79601, TPS79613, TPS79618, TPS79625 TPS79628, TPS79630, TPS79633, TPS79650

SLVS351P - SEPTEMBER 2002-REVISED MARCH 2015

www.ti.com

7.4 Device Functional Modes

Table 1 provides a quick comparison between the normal, dropout, and disabled modes of operation.

Table 1. Device Functional Mode Comparison

ODEDATING MODE	PARAMETER						
OPERATING MODE	V _{IN}	EN	I _{OUT}	T _J			
Normal	$V_{IN} > V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(HI)}$	I _{OUT} < I _{CL}	$T_J < T_{SD}$			
Dropout	$V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(HI)}$	I _{OUT} < I _{CL}	$T_J < T_{SD}$			
Disabled	_	$V_{EN} < V_{EN(LO)}$	_	$T_J > T_{SD}$			

7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V_{OUT(nom)} + V_{DO}).
- The enable voltage has previously exceeded the enable rising threshold voltage and not yet decreased below the enable falling threshold.
- The output current is less than the current limit $(I_{OUT} < I_{CL})$.
- The device junction temperature is less than the thermal shutdown temperature (T_J < T_{SD}).

7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass device is in a triode state and no longer controls the current through the LDO. Line or load transients in dropout can result in large output-voltage deviations.

7.4.3 Disabled

The device is disabled under the following conditions:

- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature (T_J > T_{SD}).

Datasheet of TPS79601DCQR - IC REG LDO ADJ 1A SOT223-6

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

TPS79601, TPS79613, TPS79618, TPS79625 TPS79628, TPS79630, TPS79633, TPS79650



SLVS351P - SEPTEMBER 2002-REVISED MARCH 2015

www.ti.com

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS796xx family of low-dropout (LDO) regulators has been optimized for use in noise-sensitive equipment. The device features extremely low dropout voltages, high PSRR, ultralow output noise, low quiescent current (265 µA typically), and enable input to reduce supply currents to less than 1 µA when the regulator is turned off.

8.2 Typical Application

A typical application circuit is shown in Figure 24.




Figure 24. Typical Application Circuit

8.2.1 Design Requirements

Table 2 lists the design parameters.

Table 2. Design Parameters

PARAMETER	DESIGN REQUIREMENT
Input voltage	3.3V
Output voltage	2.5 V
Maximum output current	700 mA

8.2.2 Detailed Design Procedure

Select the desired device based on the output voltage.

Provide an input supply with adequate headroom to account for dropout and output current to account for the GND terminal current, and power the load.

8.2.2.1 Input and Output Capacitor Requirements

A 2.2-µF or larger ceramic input bypass capacitor, connected between IN and GND and located close to the TPS796xx, is required for stability and improves transient response, noise rejection, and ripple rejection. A higher-value input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source.

Like most low dropout regulators, the TPS796xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitor is 1 μ F. Any 1- μ F or larger ceramic capacitor is suitable.

Submit Documentation Feedback

Copyright © 2002-2015, Texas Instruments Incorporated



Datasheet of TPS79601DCQR - IC REG LDO ADJ 1A SOT223-6

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TPS79628, TPS79630, TPS79633, TPS79650 www.ti.com

SLVS351P - SEPTEMBER 2002-REVISED MARCH 2015

TPS79601, TPS79613, TPS79618, TPS79625

8.2.2.2 Output Noise

The internal voltage reference is a key source of noise in an LDO regulator. The TPS796xx has an NR pin which is connected to the voltage reference through a 250-k Ω internal resistor. The 250-k Ω internal resistor, in conjunction with an external bypass capacitor connected to the NR pin, creates a low-pass filter to reduce the voltage reference noise and, therefore, the noise at the regulator output. In order for the regulator to operate properly, the current flow out of the NR pin must be at a minimum, because any leakage current creates an IR drop across the internal resistor, thus creating an output error. Therefore, the bypass capacitor must have minimal leakage current. The bypass capacitor should be no more than 0.1 µF in order to ensure that it is fully charged during the quickstart time provided by the internal switch shown in the functional block diagram.

For example, the TPS79630 exhibits 40 µV_{RMS} of output voltage noise using a 0.1-µF ceramic bypass capacitor and a 10-µF ceramic output capacitor. The output starts up slower as the bypass capacitance increases due to the RC time constant at the bypass pin that is created by the internal 250-k Ω resistor and external capacitor.

8.2.2.3 Dropout Voltage

The TPS796 uses a PMOS pass transistor to achieve a low dropout voltage. When $(V_{IN} - V_{OUT})$ is less than the dropout voltage (V_{DO}), the PMOS pass device is in its linear region of operation and r_{DS(on)} of the PMOS pass element is the input-to-output resistance. Because the PMOS device behaves like a resistor in dropout, V_{DO} approximately scales with the output current.

As with any linear regulator, PSRR degrades as (V_{IN} - V_{OUT}) approaches dropout. This effect is illustrated in Figure 9 through Figure 11 in Typical Characteristics.

Datasheet of TPS79601DCQR - IC REG LDO ADJ 1A SOT223-6

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

TPS79601, TPS79613, TPS79618, TPS79625 TPS79628, TPS79630, TPS79633, TPS79650




SLVS351P - SEPTEMBER 2002-REVISED MARCH 2015

www.ti.com

8.2.2.4 Programming the TPS79601 Adjustable LDO Regulator

The output voltage of the TPS79601 adjustable regulator is programmed using an external resistor divider, as Figure 25 shows.



PRO	GRAMMING	GUIDE	
OUTPUT VOLTAGE	R1	R2	C1
1.8 V	14.0 kΩ	30.1 kΩ	33 pF
3.6 V	57.9 kΩ	30.1 kΩ	15 pF

OUTPUT VOLTAGE

Figure 25. Typical Application, Adjustable Output

The output voltage is calculated using Equation 1:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R1}{R2}\right)$$

where

Resistors R₁ and R₂ should be chosen for approximately 40-µA divider current. Lower value resistors can be used for improved noise performance, but the device wastes more power. Higher values should be avoided, as leakage current at FB increases the output voltage error.

The recommended design procedure is to choose $R_2 = 30.1 \text{ k}\Omega$ to set the divider current at 40 μ A, $C_1 = 15 \text{ pF}$ for stability, and then calculate R₁ using Equation 2:


$$R1 = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \times R2$$
 (2)

In order to improve the stability of the adjustable version, it is suggested that a small compensation capacitor be placed between OUT and FB. The approximate value of this capacitor can be calculated as Equation 3:

$$C1 = \frac{\left(3 \times 10^{-7}\right) \times \left(R1 + R2\right)}{\left(R1 \times R2\right)}$$
(3)

The suggested value of this capacitor for several resistor ratios is shown in the table in Figure 25. If this capacitor is not used (such as in a unity-gain configuration) then the minimum recommended output capacitor is 2.2 µF instead of 1 µF.

8.2.3 Application Curves






Figure 27. TPS79630 Ripple Rejection vs Frequency



Datasheet of TPS79601DCQR - IC REG LDO ADJ 1A SOT223-6

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

TPS79601, TPS79613, TPS79618, TPS79625 TPS79628, TPS79630, TPS79633, TPS79650

SLVS351P - SEPTEMBER 2002-REVISED MARCH 2015

8.3 Do's and Don'ts

Place at least one 1-µF ceramic capacitor as close as possible to the OUT pin of the regulator.

Do not place the output capacitor more than 10 mm away from the regulator.

Connect a 2.2-µF low equivalent series resistance (ESR) capacitor across the IN pin and GND input of the regulator.

Do not exceed the absolute maximum ratings.

9 Power Supply Recommendations

These devices are designed to operate from an input voltage supply range between 2.7 V and 5.5 V. The input voltage range provides adequate headroom in order for the device to have a regulated output. This input supply is well-regulated and stable. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.

10 Layout

10.1 Layout Guidelines

10.1.1 Board Layout Recommendation to Improve PSRR and Noise Performance

To improve AC measurements like PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the ground pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the ground pin of the device.

10.1.2 Regulator Mounting

The tab of the SOT223-6 package is electrically connected to ground. For best thermal performance, the tab of the surface-mount version should be soldered directly to a circuit-board copper area. Increasing the copper area improves heat dissipation.

Solder pad footprint recommendations for the devices are presented in an application bulletin *Solder Pad Recommendations for Surface-Mount Devices*, SBFA015, available from the TI website (www.ti.com).

Datasheet of TPS79601DCQR - IC REG LDO ADJ 1A SOT223-6

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

TPS79601, TPS79613, TPS79618, TPS79625 TPS79628, TPS79630, TPS79633, TPS79650



SLVS351P - SEPTEMBER 2002-REVISED MARCH 2015

www.ti.com

10.2 Layout Examples




Figure 28. TPS79601 (Adjustable Voltage Version)—DRB Layout Example



www.ti.com

TPS79601, TPS79613, TPS79618, TPS79625 TPS79628, TPS79630, TPS79633, TPS79650

SLVS351P - SEPTEMBER 2002-REVISED MARCH 2015

Layout Examples (continued)




Figure 29. TPS796xx (Fixed Voltage Versions)—DRB Layout Example

10.3 Thermal Considerations

Knowing the device power dissipation and proper sizing of the thermal plane that is connected to the tab or pad is critical to avoiding thermal shutdown and ensuring reliable operation.

Power dissipation of the device depends on input voltage and load conditions and can be calculated using Equation 4:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(4)

Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.

On the VSON (DRB) package, the primary conduction path for heat is through the exposed pad to the printed circuit board (PCB). The pad can be connected to ground or be left floating; however, it should be attached to an appropriate amount of copper PCB area to ensure the device does not overheat. On both SOT-223 (DCQ) and TO-263 (KTT) packages, the primary conduction path for heat is through the tab to the PCB. That tab should be connected to ground. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device and can be calculated using Equation 5:

$$R_{\theta JA} = \frac{\left(+125^{\circ}C - T_{A}\right)}{P_{D}} \tag{5}$$

Knowing the maximum $R_{\theta JA}$, the minimum amount of PCB copper area needed for appropriate heatsinking can be estimated using Figure 30.

Datasheet of TPS79601DCQR - IC REG LDO ADJ 1A SOT223-6

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

TPS79601, TPS79613, TPS79618, TPS79625 TPS79628, TPS79630, TPS79633, TPS79650




SLVS351P - SEPTEMBER 2002-REVISED MARCH 2015

www.ti.com

(6)

Thermal Considerations (continued)



 θ_{JA} value at board size of 9in² (that is, 3in x 3in) is a JEDEC standard.

Figure 30. Θ_{JA} vs Board Size

Figure 30 shows the variation of θ_{JA} as a function of ground plane copper area in the board. It is intended only as a guideline to demonstrate the effects of heat spreading in the ground plane and should not be used to estimate actual thermal performance in real application environments.

NOTE

When the device is mounted on an application PCB, it is strongly recommended to use Ψ_{JT} and Ψ_{JB} , as explained in *Estimating Junction Temperature*.

10.4 Estimating Junction Temperature

Using the thermal metrics Ψ_{JT} and Ψ_{JB} , as shown in *Thermal Information*, the junction temperature can be estimated with corresponding formulas (given in Equation 6). For backwards compatibility, an older θ_{JC} , *Top* parameter is listed as well.

$$\Psi_{JT}$$
: $T_J = T_T + \Psi_{JT} \cdot P_D$

$$\Psi_{JB}$$
: $T_J = T_B + \Psi_{JB} \cdot P_D$

where

- P_D is the power dissipation shown by Equation 5
- T_T is the temperature at the center-top of the IC package
- T_B is the PCB temperature measured 1mm away from the IC package on the PCB surface (as Figure 32 shows).

NOTE

Both T_{T} and T_{B} can be measured on actual application boards using a thermo-gun (an infrared thermometer).

For more information about measuring T_T and T_B , see the application note SBVA025, *Using New Thermal Metrics*, available at www.ti.com.

By looking at Figure 31, the new thermal metrics (Ψ_{JT} and Ψ_{JB}) have very little dependency on board size. That is, using Ψ_{JT} or Ψ_{JB} with Equation 6 is a good way to estimate T_J by simply measuring T_T or T_B , regardless of the application board size.

Datasheet of TPS79601DCQR - IC REG LDO ADJ 1A SOT223-6

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

TPS79601, TPS79613, TPS79618, TPS79625 TPS79628, TPS79630, TPS79633, TPS79650

SLVS351P - SEPTEMBER 2002 - REVISED MARCH 2015

Estimating Junction Temperature (continued)





Figure 31. Ψ_{JT} And Ψ_{JB} vs Board Size

For a more detailed discussion of why TI does not recommend using $\theta_{\text{JC(top)}}$ to determine thermal characteristics, refer to application report SBVA025, *Using New Thermal Metrics*, available for download at www.ti.com. For further information, refer to application report SPRA953, *IC Package Thermal Metrics*, also available on the TI website.



- (1) T_T is measured at the center of both the X- and Y-dimensional axes.
- (2) T_B is measured *below* the package lead on the PCB surface.

Figure 32. Measuring Points For T_T and T_B

Datasheet of TPS79601DCQR - IC REG LDO ADJ 1A SOT223-6

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

TPS79601, TPS79613, TPS79618, TPS79625 TPS79628, TPS79630, TPS79633, TPS79650



SLVS351P - SEPTEMBER 2002-REVISED MARCH 2015

www.ti.com

11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

11.1.1.1 Evaluation Modules

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS796. The TPS79601DRBEVM evaluation module can be requested at the TI website through the product folders or purchased directly from the TI eStore.

11.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS796 is available through the product folders under simulation models.

11.1.2 Device Nomenclature

Table 3. Device Nomenclature⁽¹⁾

PRODUCT	V _{OUT}
	xx(x) is nominal output voltage (for example, 28 = 2.8 V, 285 = 2.85 V, 01 = Adjustable). yyy is package designator. z is package quantity.

⁽¹⁾ For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation, see the following:

- Using New Thermal Metrics, SBVA025
- IC Package Thermal Metrics, SPRA953
- TPS79601DRBEVM User's Guide, SLVU130
- Solder Pad Recommendations for Surface-Mount Devices, SBFA015

11.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 4. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS79601	Click here	Click here	Click here	Click here	Click here
TPS79613	Click here	Click here	Click here	Click here	Click here
TPS79618	Click here	Click here	Click here	Click here	Click here
TPS79625	Click here	Click here	Click here	Click here	Click here
TPS79628	Click here	Click here	Click here	Click here	Click here
TPS79630	Click here	Click here	Click here	Click here	Click here
TPS79633	Click here	Click here	Click here	Click here	Click here
TPS79650	Click here	Click here	Click here	Click here	Click here
TPS79601	Click here	Click here	Click here	Click here	Click here
TPS79613	Click here	Click here	Click here	Click here	Click here
TPS79618	Click here	Click here	Click here	Click here	Click here

Submit Documentation Feedback

22

Copyright © 2002–2015, Texas Instruments Incorporated

Product Folder Links: TPS79601 TPS79613 TPS79618 TPS79625 TPS79628 TPS79630 TPS79633 TPS79650



Datasheet of TPS79601DCQR - IC REG LDO ADJ 1A SOT223-6

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TPS79601, TPS79613, TPS79618, TPS79625 TPS79628, TPS79630, TPS79633, TPS79650

www.ti.com

SLVS351P - SEPTEMBER 2002-REVISED MARCH 2015

Related Links (continued)

Table 4. Related Links (continued)

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS79625	Click here	Click here	Click here	Click here	Click here
TPS79628	Click here	Click here	Click here	Click here	Click here
TPS79630	Click here	Click here	Click here	Click here	Click here
TPS79633	Click here	Click here	Click here	Click here	Click here
TPS79650	Click here	Click here	Click here	Click here	Click here

11.4 Trademarks

PowerPAD is a trademark of Texas Instruments Inc. Bluetooth is a registered trademark of Bluetooth SIG, Inc. All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2002-2015, Texas Instruments Incorporated

Submit Documentation Feedback

23



Datasheet of TPS79601DCQR - IC REG LDO ADJ 1A SOT223-6

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

www.ti.com 24-Sep-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS79601DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	PS79601	Samples
TPS79601DCQG4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79601	Samples
TPS79601DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	PS79601	Samples
TPS79601DCQRG4	ACTIVE	SOT-223	DCQ	6		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79601	Samples
TPS79601DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CES	Samples
TPS79601DRBRG4	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CES	Samples
TPS79601DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CES	Samples
TPS79601DRBTG4	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CES	Samples
TPS79601KTT	OBSOLETE	DDPAK/ TO-263	KTT	5		TBD	Call TI	Call TI	-40 to 125		
TPS79601KTTR	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS 79601	Samples
TPS79601KTTRG3	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS 79601	Samples
TPS79601KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS 79601	Samples
TPS79601KTTTG3	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS 79601	Samples
TPS79613DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CCT	Samples
TPS79618DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79618	Samples
TPS79618DCQG4	ACTIVE	SOT-223	DCQ	6		TBD	Call TI	Call TI	-40 to 125		Samples
TPS79618DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	PS79618	Samples



Datasheet of TPS79601DCQR - IC REG LDO ADJ 1A SOT223-6

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com
PACKAGE OPTION ADDENDUM

24-Sep-2015

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sampl
TPS79618DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79618	Sampl
TPS79618KTT	OBSOLETE	DDPAK/ TO-263	KTT	5		TBD	Call TI	Call TI	-40 to 125		
TPS79618KTTR	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		TPS 79618	Sampl
TPS79618KTTRG3	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		TPS 79618	Sampl
TPS79618KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS 79618	Samp
TPS79618KTTTG3	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS 79618	Samp
TPS79625DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79625	Samp
TPS79625DCQG4	ACTIVE	SOT-223	DCQ	6		TBD	Call TI	Call TI	-40 to 125		Samp
TPS79625DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	PS79625	Samp
TPS79625DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79625	Samp
TPS79625KTT	OBSOLETE	DDPAK/ TO-263	KTT	5		TBD	Call TI	Call TI	-40 to 125		
TPS79625KTTR	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		TPS 79625	Samp
TPS79625KTTRG3	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		TPS 79625	Samp
TPS79625KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS 79625	Samp
TPS79625KTTTG3	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS 79625	Samp
TPS79628DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79628	Samp
TPS79628DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79628	Samp
TPS79628DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AMI	Samp



Datasheet of TPS79601DCQR - IC REG LDO ADJ 1A SOT223-6

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com
PACKAGE OPTION ADDENDUM

24-Sep-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS79628DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AMI	Samples
TPS79628KTT	OBSOLETE	DDPAK/ TO-263	KTT	5		TBD	Call TI	Call TI	-40 to 125		
TPS79630DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79630	Samples
TPS79630DCQG4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79630	Samples
TPS79630DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79630	Samples
TPS79630KTT	OBSOLETE	DDPAK/ TO-263	KTT	5		TBD	Call TI	Call TI	-40 to 125		
TPS79630KTTR	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		TPS 79630	Samples
TPS79630KTTRG3	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		TPS 79630	Samples
TPS79630KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS 79630	Samples
TPS79630KTTTG3	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS 79630	Samples
TPS79633DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	PS79633	Samples
TPS79633DCQG4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79633	Samples
TPS79633DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	PS79633	Samples
TPS79633DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79633	Samples
TPS79633KTT	OBSOLETE	DDPAK/ TO-263	KTT	5		TBD	Call TI	Call TI	-40 to 125		
TPS79633KTTR	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		TPS 79633	Samples
TPS79633KTTRG3	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS 79633	Samples
TPS79633KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS 79633	Samples



Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of TPS79601DCQR - IC REG LDO ADJ 1A SOT223-6

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

24-Sep-2015

Orderable Device	Status (1)	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS79633KTTTG3	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS 79633	Samples
TPS79650DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79650	Samples
TPS79650DCQG4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79650	Samples
TPS79650DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79650	Samples
TPS79650DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BYZ	Samples
TPS79650DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BYZ	Samples
TPS79650DRBTG4	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BYZ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability

riformation and additional product content details.

TBD: The Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



Distributor of Texas Instruments: Excellent Integrated System LimitedDatasheet of TPS79601DCQR - IC REG LDO ADJ 1A SOT223-6

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

www.ti.com 24-Sep-2015

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information thus provided destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Datasheet of TPS79601DCQR - IC REG LDO ADJ 1A SOT223-6


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




PACKAGE MATERIALS INFORMATION

www.ti.com 12-Jul-2016


TAPE AND REEL INFORMATION





- A0 Dimension designed to accommodate the component width
- B0 Dimension designed to accommodate the component length
- K0 Dimension designed to accommodate the component thickness
- W Overall width of the carrier tape
- P1 Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS79601DCQR	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS79601DCQRG4	SOT-223	DCQ	6	0	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS79601DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS79601DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS79601KTTR	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79601KTTT	DDPAK/ TO-263	KTT	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79613DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS79618DCQR	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS79618DCQRG4	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS79618KTTR	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79618KTTT	DDPAK/ TO-263	KTT	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79625DCQR	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS79625DCQRG4	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS79625KTTR	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2



PACKAGE MATERIALS INFORMATION

www.ti.com 12-Jul-2016

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS79625KTTT	DDPAK/ TO-263	KTT	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79628DCQR	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS79628DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS79628DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS79630DCQR	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS79630KTTR	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79630KTTT	DDPAK/ TO-263	KTT	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79633DCQR	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS79633DCQRG4	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS79633KTTR	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79633KTTT	DDPAK/ TO-263	KTT	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79650DCQR	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS79650DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS79650DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



*All dimensions are nominal



Datasheet of TPS79601DCQR - IC REG LDO ADJ 1A SOT223-6

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



PACKAGE MATERIALS INFORMATION

www.ti.com 12-Jul-2016


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS79601DCQR	SOT-223	DCQ	6	2500	367.0	367.0	35.0
TPS79601DCQRG4	SOT-223	DCQ	6	0	358.0	335.0	35.0
TPS79601DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPS79601DRBT	SON	DRB	8	250	210.0	185.0	35.0
TPS79601KTTR	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0
TPS79601KTTT	DDPAK/TO-263	KTT	5	50	367.0	367.0	45.0
TPS79613DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPS79618DCQR	SOT-223	DCQ	6	2500	367.0	367.0	35.0
TPS79618DCQRG4	SOT-223	DCQ	6	2500	406.0	348.0	63.0
TPS79618KTTR	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0
TPS79618KTTT	DDPAK/TO-263	KTT	5	50	367.0	367.0	45.0
TPS79625DCQR	SOT-223	DCQ	6	2500	367.0	367.0	35.0
TPS79625DCQRG4	SOT-223	DCQ	6	2500	358.0	335.0	35.0
TPS79625KTTR	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0
TPS79625KTTT	DDPAK/TO-263	KTT	5	50	367.0	367.0	45.0
TPS79628DCQR	SOT-223	DCQ	6	2500	358.0	335.0	35.0
TPS79628DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPS79628DRBT	SON	DRB	8	250	210.0	185.0	35.0
TPS79630DCQR	SOT-223	DCQ	6	2500	358.0	335.0	35.0
TPS79630KTTR	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0
TPS79630KTTT	DDPAK/TO-263	KTT	5	50	367.0	367.0	45.0
TPS79633DCQR	SOT-223	DCQ	6	2500	367.0	367.0	35.0
TPS79633DCQRG4	SOT-223	DCQ	6	2500	406.0	348.0	63.0
TPS79633KTTR	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0
TPS79633KTTT	DDPAK/TO-263	KTT	5	50	367.0	367.0	45.0
TPS79650DCQR	SOT-223	DCQ	6	2500	358.0	335.0	35.0
TPS79650DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPS79650DRBT	SON	DRB	8	250	210.0	185.0	35.0



MECHANICAL DATA

DCQ (R-PDSO-G6)

PLASTIC SMALL-OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Controlling dimension in inches.

Body length and width dimensions are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs, and interlead flash, but including any mismatch between the top and the bottom of the plastic body.

Lead width dimension does not include dambar protrusion.

- Lead width and thickness dimensions apply to solder plated leads.
- G. Interlead flash allow 0.008 inch max.
- H. Gate burr/protrusion max. 0.006 inch.
- . Datums A and B are to be determined at Datum H.






LAND PATTERN DATA

DCQ (R-PDSO-G6)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F. Please refer to the product data sheet for specific via and thermal dissipation requirements.






MECHANICAL DATA

DRB (S-PVSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



Datasheet of TPS79601DCQR - IC REG LDO ADJ 1A SOT223-6

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

THERMAL PAD MECHANICAL DATA

DRB (S-PVSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206340-3/T 08/15

NOTE: All linear dimensions are in millimeters





LAND PATTERN DATA




- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for solder mask tolerances.





MECHANICAL DATA

KTT (R-PSFM-G5) PLASTIC FLANGE-MOUNT PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0.005 (0,13) per side.
- Falls within JEDEC TO-263 variation BA, except minimum lead thickness, maximum seating height, and minimum body length.







LAND PATTERN DATA



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release.

 Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F. This package is designed to be soldered to a thermal pad on the board. Refer to the Product Datasheet for specific thermal information, via requirements, and recommended thermal pad size. For thermal pad sizes larger than shown a solder mask defined pad is recommended in order to maintain the solderable pad geometry while increasing copper area.





Datasheet of TPS79601DCQR - IC REG LDO ADJ 1A SOT223-6

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Applications

Products Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals **Data Converters** dataconverter.ti.com www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Security www.ti.com/security Logic

Power Mgmt Space, Avionics and Defense www.ti.com/space-avionics-defense power.ti.com

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors TI E2E Community www.ti.com/omap e2e.ti.com

www.ti.com/wirelessconnectivity Wireless Connectivity

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated