Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments
SN65LVDS125DBT

For any questions, you can email us directly:
sales@integrated-circuit.com

TEXAS INSTRUMENTS
www.ti.com



SLLS555C − DECEMBER 2002 − REVISED OCTOBER 2004

LVDS 4x4 CROSSPOINT SWITCH

FEATURES

- **Signaling Rates >1.5 Gbps per Channel**
- **Supports Telecom/Datacom and HDTV Video Switching**
- **Non-Blocking Architecture Allows Each Output to be Connected to Any Input**
- **Compatible With ANSI TIA/EIA-644-A LVDS Standard**
- **25 mV of Input Voltage Threshold Hysteresis**
- **Propagation Delay Times, 900 ps Typical**
- **Inputs Electrically Compatible With LVPECL, CML and LVDS Signal Levels**
- **Operates From a Single 3.3-V Supply**
- **Integrated 110-Ω Line Termination Resistors Available With SN65LVDT125**

APPLICATIONS

- **Clock Buffering / Clock Muxing**
- **Wireless Base Stations**
- **High-Speed Network Routing**
- **HDTV Video Switching**

DESCRIPTION

The SN65LVDS125 and SN65LVDT125 are 4x4 nonblocking crosspoint switches. Low-voltage differential signaling (LVDS) is used to achieve signaling rates of 1.5 Gbps per channel. Each output driver includes a 4:1 multiplexer to allow any input to be routed to any output. Internal signal paths are fully differential to achieve the high signaling speeds while maintaining low signal skews. The SN65LVDT125 incorporates 110-Ω termination resistors for those applications where board space is a premium.

Designed to support signaling rates up to 1.5 Gbps for OC-12 clocks (622 MHz). The 1.5-Gbps signaling rate allows use in HDTV systems, including SMPTE 292 video applications requiring signaling rates of 1.485 Gbps.

The SN65LVDS125 and SN65LVDT125 are characterized for operation from −40°C to 85°C.

SN65LVDS125DBT (Marked as LVDS125)
SN65LVDT125DBT (Marked as LVDT125)
(TOP VIEW)



Eye Pattern of Two Outputs Operating Simultaneously



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

LOGIC DIAGRAM



Integrated 110-Ω Termination on LVDT Only

EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS

INPUT LVDS125



OUTPUT LVDS125



CROSSPOINT LOGIC TABLES

OUTPUT CHANNEL 1			OUTPUT CHANNEL 2			OUTPUT CHANNEL 3			OUTPUT CHANNEL 4		
CONTROL PINS		INPUT SELECTED	CONTROL PINS		INPUT SELECTED	CONTROL PINS		INPUT SELECTED	CONTROL PINS		INPUT SELECTED
S10	S11	1Y/1Z	S20	S21	2Y/2Z	S30	S31	3Y/3Z	S40	S41	4Y/4Z
0	0	1A/1B	0	0	1A/1B	0	0	1A/1B	0	0	1A/1B
0	1	2A/2B	0	1	2A/2B	0	1	2A/2B	0	1	2A/2B
1	0	3A/3B	1	0	3A/3B	1	0	3A/3B	1	0	3A/3B
1	1	4A/4B	1	1	4A/4B	1	1	4A/4B	1	1	4A/4B

PACKAGE DISSIPATION RATINGS

PACKAGE	CIRCUIT BOARD MODEL	$T_A \le 25°C$ POWER RATING	DERATING FACTOR(1) ABOVE $T_A = 25°C$	$T_A = 85°C$ POWER RATING
TSSOP (DBT)	High−K(2)	1772 mW	15.4 mW/°C	847 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounded and with no air flow.
(2) In accordance with the High−K thermal metric definitions of EIA/JESD51−6

THERMAL CHARACTERISTICS

PARAMETER			TEST CONDITIONS	VALUE	UNITS
θ_{JB}	Junction-to-board thermal resistance			40.3	°C/W
θ_{JC}	Junction-to-case thermal resistance			8.5	°C/W
P_D	Device power dissipation	Typical	V_{CC} = 3.3 V, T_A = 25°C, 750 MHZ	356	mW
		Maximum	V_{CC} = 3.6 V, T_A = 85°C, 750 MHZ	522	mW

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

			UNITS
Supply voltage range, v_{CC}			−0.5 V to 4 V
Voltage range	S, DE		−0.5 V to 4 V
	(A, B)		−0.5 V to 4 V
	$\lvert V_A - V_B \rvert$ (LVDT only)		1 V
	(Y, Z)		−0.5 V to 4 V
Electrostatic discharge	Human body model(3)	All pins	±3 kV
	Charged-device model(4)	All pins	±500 V
Continuous power dissipation			See Dissipation Rating Table
Storage temperature range			−65°C to 150°C

(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
(3) Tested in accordance with JEDEC Standard 22, Test Method A114-A.
(4) Tested in accordance with JEDEC Standard 22, Test Method C101.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Supply voltage, V_{CC}		3	3.3	3.6	V
High-level input voltage, V_{IH}	S10−S41, 1DE−4DE	2			V
Low-level input voltage, V_{IL}	S10−S41, 1DE−4DE			0.8	V
Magnitude of differential input voltage $\|V_{ID}\|$	LVDS	0.1			V
	LVDT	0.1		0.8	V
Input voltage (any combination of common−mode or input signals)		0		3.3	V
Junction temperature, T_J				140	°C
Operating free-air temperature, T_A (1)		−40		85	°C

(1) Maximum free-air temperature operation is allowed as long as the device maximum junction temperature is not exceeded.

TIMING SPECIFICATIONS

PARAMETER			MIN	NOM	MAX	UNIT
t_{SET}	Input to select setup time	See Figure 7		0.6		ns
t_{HOLD}	Input to select hold time			0.2		ns
t_{SWITCH}	Select to switch output			1.2	1.6	ns

INPUT ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted(1)

PARAMETER			TEST CONDITIONS	MIN	TYP(1)	MAX	UNIT
V_{IT+}	Positive-going differential input voltage threshold		See Figure 1			100	mV
V_{IT-}	Negative-going differential input voltage threshold		See Figure 1	−100			mV
$V_{ID(HYS)}$	Differential input voltage hysteresis				25		mV
I_{IH}	High-level input current	1DE−4DE	V_{IH} = 2 V			−10	µA
		S10−S41				20	
I_{IL}	Low-level input current	1DE−4DE	V_{IL} = 0.8 V			−10	µA
		S10−S41				20	
I_I	Input current		V_I = 0 V or 3.3 V, second input at 1.2 V (other input open for LVDT)	−20		20	µA
$I_{I(OFF)}$	Input current		$V_{CC} \le 1.5$ V, V_I = 0 V or 3.3 V, second input at 1.2 V (other input open for LVDT)	−20		20	µA
I_{IO}	Input offset current ($\|I_{IA} - I_{IB}\|$) ('LVDS)		$V_{IA} = V_{IB}$, $0 \le V_{IA} \le 3.3$ V	−6		6	µA
R_T	Termination resistance ('LVDT)		V_{ID} = 300 mV, V_{IC}= 0 V to 3.3 V	90	110	132	Ω
	Termination resistance('LVDT with power-off)		V_{ID} = 300 mV, V_{IC}= 0 V to 3.3 V, V_{CC} = 1.5 V	90	110	132	
C_T	Differential input capacitance				0.6		pF

(1) All typical values are at 25°C and with a 3.3 V supply.

OUTPUT ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted(1)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$\|V_{OD}\|$	Differential output voltage magnitude	See Figure 2	247	350	454	mV
$\Delta\|V_{OD}\|$	Change in differential output voltage magnitude between logic states	V_{ID} = ±100 mV	−50		50	mV
$V_{OC(SS)}$	Steady-state common-mode output voltage	See Figure 3	1.125		1.375	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage between logic states		−50		50	mV
$V_{OC(PP)}$	Peak-to-peak common-mode output voltage			50	150	mV
I_{CC}	Supply current	R_L=100Ω, C_L = 1 pF		107	145	mA
I_{OS}	Short-circuit output current	V_{OY} or V_{OZ} = 0 V	−27		27	mA
I_{OSD}	Differential short circuit output current	V_{OD} = 0 V	−12		12	mA
I_{OZ}	High-impedance output current	V_O = 0 V or V_{CC}	−1		±1	µA
C_O	Differential output capacitance			1.2		pF

SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted(1)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, low-to-high-level output	See Figure 4	700	900	1200	ps
t_{PHL}	Propagation delay time, high-to-low-level output		700	900	1200	
t_r	Differential output signal rise time (20%−80%)			210	255	
t_f	Differential output signal fall time (20%−80%)			210	255	
$t_{sk(p)}$	Pulse skew ($\|t_{PHL} - t_{PLH}\|$)(1)			0	50	ps
$t_{sk(o)}$	Channel-to-channel output skew(2)				150	ps
$t_{sk(pp)}$	Part-to-part skew(3)				300	ps
$t_{jit(per)}$	Period jitter, rms (1 standard deviation)(4)	750 MHz clock input(5) (see Figure 6)		0.4	3	ps
$t_{jit(cc)}$	Cycle-to-cycle jitter (peak)(4)	750 MHz clock input(6) (see Figure 6)		4.7	13	ps
$t_{jit(pp)}$	Peak-to-peak jitter(4)	1.5 Gbps 2^{23}–1 PRBS input(7) (see Figure 6)		65	110	ps
$t_{jit(det)}$	Deterministic jitter, peak-to-peak(4)	1.5 Gbps 2^7–1 PRBS input(8) (see Figure 6)		56	90	ps
t_{PHZ}	Propagation delay, high-level-to−high-impedance output	See Figure 5			6	ns
t_{PLZ}	Propagation delay, low-level-to-high-impedance output				6	
t_{PZH}	Propagation delay, high-impedance -to-high-level output				50	
t_{PZL}	Propagation delay, high-impedance-to-low-level output				50	

(1) $t_{sk(p)}$ is the magnitude of the time difference between the t_{PLH} and t_{PHL} of any output of a single device.
(2) $t_{sk(o)}$ is the maximum delay time difference between drivers over temperature, V_{CC}, and process.
(3) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
(4) Jitter specifications are based on design and characteriztion. Stimulus system jitter of 1.9 ps $t_{jit(per)}$, 16 ps $t_{jit(cc)}$. 17 ps $t_{jit(pp)}$, and 7.2 ps $t_{jit(det)}$ have been subtracted from the values.
(5) Input voltage = V_{ID} = 200 mV, 50% duty cycle at 750 MHz, t_r = t_f = 50 ps (20% to 80%), measured over 1000 samples.
(6) Input voltage = V_{ID} = 200 mV, 50% duty cycle at 750 MHz, t_r = t_f = 50 ps (20% to 80%).
(7) Input voltage = V_{ID} = 200 mV, 2^{23}–1 PRBS pattern at 1.5 Gbps, t_r = t_f = 50 ps (20% to 80%), measured over 200k samples.
(8) Input voltage = V_{ID} = 200 mV, 2^7–1 PRBS pattern at 1.5 Gbps, t_r = t_f = 50 ps (20% to 80%).

PARAMETER MEASUREMENT INFORMATION



Figure 1. Voltage and Current Definitions



Figure 2. Differential Output Voltage (V_{OD}) Test Circuit



NOTE: All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \leq 1$ ns, pulse-repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ±10 ns; R_L = 100W; C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.;the measurement of $V_{OC(PP)}$ is made on test equipment with a −3 dB bandwidth of at least 300 MHz.

Figure 3. Test Circuit and Definitions fot the Driver Common-Mode Output Voltage



NOTE: All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \leq .25$ ns, pulse-repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns . C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 4. Timing Test Circuit and Waveforms



NOTE: A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse-repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns . C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 5. Enable and Disable Time Circuit and Definitions



NOTE: A. All input pulses are supplied by an Agilent 81250 Stimulus System.
NOTE: B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software.

Figure 6. Driver Jitter Measurement Waveforms



NOTE: t_{SET} and t_{HOLD} times specify that data must be in a stable state before and after mux control switches.

Figure 7. Input to Select for Both Rising and Falling Edge Setup and Hold Times

TYPICAL CHARACTERISTICS

SUPPLY CURRENT vs FREQUENCY



Figure 8

PROPAGATION DELAY TIME vs FREE-AIR TEMPERATURE



Figure 9

PROPAGATION DELAY TIME vs COMMON-MODE INPUT VOLTAGE



Figure 10

PEAK-TO-PEAK JITTER vs FREQUENCY



Figure 11

PEAK-TO-PEAK JITTER vs DATA RATE



Figure 12

PEAK-TO-PEAK JITTER vs FREQUENCY



Figure 13

PEAK-TO-PEAK JITTER vs DATA RATE



Figure 14

PEAK-TO-PEAK JITTER vs FREQUENCY



Figure 15

PEAK-TO-PEAK JITTER vs DATA RATE



Figure 16



Figure 17



Figure 18



Figure 19

APPLICATION INFORMATION

CONFIGURATION EXAMPLES

S10	S11	S20	S21
0	0	0	1
S30	**S31**	**S40**	**S41**
1	0	1	1



S10	S11	S20	S21
0	0	0	0
S30	**S31**	**S40**	**S41**
0	0	0	0



S10	S11	S20	S21
0	0	0	0
S30	**S31**	**S40**	**S41**
1	0	1	0



S10	S11	S20	S21
1	1	1	1
S30	**S31**	**S40**	**S41**
0	0	0	0



APPLICATION INFORMATION

TYPICAL APPLICATION CIRCUITS (ECL, PECL, LVDS, ETC.)



Figure 20. Low-Voltage Positive Emitter-Coupled Logic (LVPECL)



Figure 21. Current-Mode Logic (CML)



Figure 22. Single-Ended (LVPECL)



Figure 23. Low-Voltage Differential Signaling (LVDS)

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
SN65LVDS125DBT	NRND	TSSOP	DBT	38		TBD	Call TI	Call TI	-40 to 85		
SN65LVDS125DBTR	NRND	TSSOP	DBT	38		TBD	Call TI	Call TI	-40 to 85		
SN65LVDT125DBT	NRND	TSSOP	DBT	38		TBD	Call TI	Call TI	-40 to 85		
SN65LVDT125DBTR	NRND	TSSOP	DBT	38		TBD	Call TI	Call TI	-40 to 85		

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

MECHANICAL DATA

DBT (R–PDSO–G38) PLASTIC SMALL OUTLINE



NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M–1994.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion.
D. Falls within JEDEC MO–153.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have ***not*** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		**Applications**	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265