

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

ON Semiconductor MC74HCT373AN

For any questions, you can email us directly: sales@integrated-circuit.com



MC74HCT373A

Octal 3-State Noninverting Transparent Latch with **LSTTL-Compatible Inputs**

High-Performance Silicon-Gate CMOS

The MC74HCT373A may be used as a level converter for interfacing TTL or NMOS outputs to High-Speed CMOS inputs.

The HCT373A is identical in pinout to the LS373.

The eight latches of the HCT373A are transparent D-type latches. While the Latch Enable is high the Q outputs follow the Data Inputs. When Latch Enable is taken low, data meeting the setup and hold times becomes latched.


The Output Enable does not affect the state of the latch, but when Output Enable is high, all outputs are forced to the high-impedance state. Thus, data may be latched even when the outputs are not enabled.

The HCT373A is identical in function to the HCT573A, which has the input pins on the opposite side of the package from the output pins. This device is similar in function to the HCT533A, which has inverting outputs.

Features

- Output Drive Capability: 15 LSTTL Loads
- TTL/NMOS-Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0 μA
- In Compliance with the Requirements Defined by JEDEC Standard
- Chip Complexity: 196 FETs or 49 Equivalent Gates
- These Devices are Pb-Free and are RoHS Compliant

LOGIC DIAGRAM





ON Semiconductor®

http://onsemi.com






SOIC-20 **DW SUFFIX CASE 751D**


TSSOP-20 **DT SUFFIX** CASE 948E

PIN ASSIGNMENT

OUTPUT				_	
ENABLE	þ	1●	20	þ	V_{CC}
Q0	þ	2	19	þ	Q7
D0	þ	3	18	þ	D7
D1	q	4	17	þ	D6
Q1	q	5	16	þ	Q6
Q2	q	6	15	þ	Q5
D2	þ	7	14	þ	D5
D3	q	8	13	þ	D4
Q3	þ	9	12	þ	Q4
GND	þ	10	11	þ	LATCH
				_	ENABLE

MARKING DIAGRAMS





= Assembly Location

= Wafer Lot WL, L YY, Y = Year WW, W = Work Week = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]			
MC74HCT373ADWG	SOIC-20 (Pb-Free)	38 / Rail			
MC74HCT373ADWR2G	SOIC-20 (Pb-Free)	1000 / Tape & Reel			
MC74HCT373ADTR2G	TSSOP-20 (Pb-Free)	2500 / Tape & Reel			

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

Datasheet of MC74HCT373AN - IC LATCH TRNSP OCTAL 3ST 20DIP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

MC74HCT373A

Design Criteria	Value	Units
Internal Gate Count*	49	ea.
Internal Gate Propagation Delay	1.5	ns
Internal Gate Power Dissipation	5.0	μW
Speed Power Product	0.0075	рЈ

^{*}Equivalent to a two-input NAND gate.

FUNCTION TABLE

	Inputs		
Output Enable	Latch Enable	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	No Change
Н	Χ	Х	Z

X = don't careZ = high impedance

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} + 0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
I _{in}	DC Input Current, per Pin	±20	mA
I _{out}	DC Output Current, per Pin	±35	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins	±75	mA
P _D	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (SOIC or TSSOP Package)	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

†Derating: SOIC Package: -7 mW/°C from 65° to 125°C TSSOP Package: -6.1 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Max	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)		5.5	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	V _{CC}	V
T _A	T _A Operating Temperature, All Package Types		+125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	0	500	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Datasheet of MC74HCT373AN - IC LATCH TRNSP OCTAL 3ST 20DIP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

MC74HCT373A

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Gu	aranteed Li	mit	
Symbol	Parameter	Test Conditions	V _{CC} V	–55 to 25°C	≤ 85°C	≤ 125°C	Unit
V _{IH}	Minimum High-Level Input Voltage	V_{out} = 0.1 V or V_{CC} – 0.1 V $ I_{out} \le 20 \mu A$	4.5 5.5	2.0 2.0	2.0 2.0	2.0 2.0	V
V _{IL}	Maximum Low-Level Input Voltage	V_{out} = 0.1 V or V_{CC} – 0.1 V $ I_{out} \le 20 \mu A$	4.5 5.5	0.8 0.8	0.8 0.8	0.8 0.8	V
V _{OH}	Minimum High-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \mu A$	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	V
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 6.0 \text{ mA}$	4.5	3.98	3.84	3.7	
V _{OL}	Maximum Low–Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \mu A$	4.5 5.5	0.1 0.1	0.1 0.1	0.1 0.1	V
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 6.0 \text{ mA}$	4.5	0.26	0.33	0.4	
I _{in}	Maximum Input Leakage Current	V _{in} = V _{CC} or GND	5.5	±0.1	±1.0	±1.0	μΑ
I _{OZ}	Maximum Three–State Leakage Current	Output in High–Impedance State $V_{in} = V_{IL}$ or V_{IH} $V_{out} = V_{CC}$ or GND	5.5	±0.5	±5.0	±10	μΑ
I _{CC}	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$	5.5	4.0	40	160	μΑ
ΔI_{CC}	Additional Quiescent Supply Current	V _{in} = 2.4 V, Any One Input	5.5	≥ –55 °0	25°C	c to 125°C	mA
	Current	$V_{in} = V_{CC}$ or GND, Other Inputs $I_{out} = 0 \mu A$		2.9		2.4	

NOTE: 1. Total Supply Current = $I_{CC} + \Sigma \Delta I_{CC}$.

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{ V} \pm 10\%$, $C_1 = 50 \text{ pF}$, Input $t_r = t_f = 6.0 \text{ ns}$)

		G	Guaranteed Limit			
Symbol	Parameter	–55 to 25°C	≤ 85 °C	≤ 125°C	Unit	
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Input D to Q (Figures 1 and 5)	28	35	42	ns	
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Latch Enable to Q (Figures 2 and 5)	32	40	48	ns	
t _{PLZ} , t _{PHZ}	Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)	30	38	45	ns	
t _{PZL} , t _{PZH}	Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)	35	44	53	ns	
t _{TLH} , t _{THL}	Maximum Output Transition Time, Any Output (Figures 1 and 5)	12	15	18	ns	
C _{in}	Maximum Input Capacitance	10	10	10	pF	
C _{out}	Maximum Three–State Output Capacitance (Output in High–Impedance State)	15	15	15	pF	

		Typical @ 25°C, V _{CC} = 5.0 V	
C_{PD}	Power Dissipation Capacitance (Per Latch)*	65	pF

^{*} Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

Datasheet of MC74HCT373AN - IC LATCH TRNSP OCTAL 3ST 20DIP


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

MC74HCT373A

TIMING REQUIREMENTS (V_{CC} = 5.0 V $\pm 10\%$, Input t_r = t_f = 6.0 ns)

		G	uaranteed Lii	mit	
Symbol	Parameter	–55 to 25°C	≤ 85 °C	≤ 125°C	Unit
t _{su}	Minimum Setup Time, Input D to Latch Enable (Figure 4)	10	13	15	ns
t _h	Minimum Hold Time, Latch Enable to Input D (Figure 4)	10	13	15	ns
t _w	Minimum Pulse Width, Latch Enable (Figure 2)	12	15	18	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	500	500	500	ns

EXPANDED LOGIC DIAGRAM



Datasheet of MC74HCT373AN - IC LATCH TRNSP OCTAL 3ST 20DIP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

MC74HCT373A

SWITCHING WAVEFORMS




Figure 1.





Figure 2.

VALID

3 V







Figure 3.

Figure 4.

TEST CIRCUITS



*Includes all probe and jig capacitance

*Includes all probe and jig capacitance

Figure 5.

Figure 6.


Datasheet of MC74HCT373AN - IC LATCH TRNSP OCTAL 3ST 20DIP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

MC74HCT373A

PACKAGE DIMENSIONS

TSSOP-20 **DT SUFFIX** CASE 948E-02 **ISSUE C**




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION:

 - MILLIMETER.
 3. DIMENSION A DOES NOT INCLUDE

 - 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS, MOLD FLASH OR GATE BURRS, SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. TERMINAL NUMBERS ARE SHOWN FOR
 - 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE –W–.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	6.40	6.60	0.252	0.260
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.15 0.002 0.006	
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026	BSC
Н	0.27	0.37	0.011	0.015
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007 0.0	
L	6.40 BSC		0.252	BSC
M	0°	8°	0°	8°

SOLDERING FOOTPRINT*



^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




Datasheet of MC74HCT373AN - IC LATCH TRNSP OCTAL 3ST 20DIP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

MC74HCT373A

PACKAGE DIMENSIONS

SOIC-20 **DW SUFFIX** CASE 751D-05 **ISSUE G**



NOTES

- DIMENSIONS ARE IN MILLIMETERS.
 INTERPRET DIMENSIONS AND TOLERANCES
 PER ASME Y14.5M, 1994.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.

 MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL

	MILLIMETERS		
DIM	MIN	MAX	
Α	2.35	2.65	
A1	0.10	0.25	
В	0.35	0.49	
C	0.23	0.32	
D	12.65	12.95	
Е	7.40	7.60	
е	1.27	BSC	
Н	10.05	10.55	
h	0.25	0.75	
L	0.50	0.90	
θ	0 °	7 °	

ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequently and or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or subtaging for use as components in systems in systems in tended for surgical impatent into the poly or other applications idented to reapplications in the product of the applications in which or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application that the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative