

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

[ON Semiconductor](#)
[NTQD4154ZR2](#)

For any questions, you can email us directly:

sales@integrated-circuit.com

NTQD4154Z

Power MOSFET

20 V, 7.5 A, Common-Drain,
 Dual N-Channel TSSOP-8



ON Semiconductor®

<http://onsemi.com>

Features

- Common Drain for Ease of Circuit Connection
- Low $R_{DS(on)}$ Extending Battery Life
- ESD Protected Gate
- Pb-Free Package is Available

Applications

- Li-Ion Battery Protection Circuit
- Power Management in Portable and Battery-Powered Products

$V_{(BR)DSS}$	$R_{DS(on)}$ Typ	I_D Max
20 V	15 mΩ @ 4.5 V	7.5 A
	21 mΩ @ 2.5 V	

MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise stated)


Parameter		Symbol	Value	Units	
Drain-to-Source Voltage		V_{DSS}	20	V	
Gate-to-Source Voltage		V_{GS}	±12	V	
Continuous Drain Current (Note 1)	Steady State	I_D	$T_A = 25^\circ\text{C}$	7.5	A
			$T_A = 75^\circ\text{C}$	5.8	
Power Dissipation (Note 1)	$T_A = 25^\circ\text{C}$	P_D	1.52	W	
Continuous Drain Current (Note 2)	$t \leq 10$ s	I_D	$T_A = 25^\circ\text{C}$	9.8	A
			$T_A = 75^\circ\text{C}$	7.6	
Power Dissipation (Note 2)	$t \leq 10$ s	P_D	2.6	W	
Pulsed Drain Current	$tp = 10$ μs	I_{DM}	30	A	
Operating Junction and Storage Temperature		T_J, T_{STG}	-55 to 150	$^\circ\text{C}$	
Source Current (Body Diode)		I_S	2.2	A	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		T_L	260	$^\circ\text{C}$	

THERMAL RESISTANCE RATINGS


Parameter	Symbol	Max	Units
Junction-to-Ambient - Steady State	$R_{\theta JA}$	82	$^\circ\text{C}/\text{W}$
Junction-to-Ambient - $t \leq 10$ s	$R_{\theta JA}$	48	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


1. Mounted onto a 2" square FR-4 board (1 in sq, 2 oz. cu. 0.06" thick single-sided), steady state.
2. Mounted onto a 2" square FR-4 board (1 in sq, 2 oz. cu. 0.06" thick single-sided), $t \leq 10$ s.



MARKING DIAGRAM & PIN ASSIGNMENT



TSSOP-8
 CASE 948S
 PLASTIC



- 54Z = Specific Device Code
- A = Assembly Location
- Y = Year
- WW = Work Week
- = Pb-Free Package

ORDERING INFORMATION

Device	Package	Shipping†
NTQD4154ZR2	TSSOP-8	4000 / Tape & Reel
NTQD4154ZR2G	TSSOP-8 (Pb-Free)	4000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

NTQD4154Z

ELECTRICAL CHARACTERISTICS ($T_J=25^\circ\text{C}$ unless otherwise stated)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
-----------	--------	----------------	-----	-----	-----	------

OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$	20			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	$V_{(BR)DSS}/T_J$			12		mV/°C
Zero Gate Voltage Drain Current	I_{DSS}	$V_{GS} = 0\text{ V}, V_{DS} = 16\text{ V}$	$T_J = 25^\circ\text{C}$		1.0	μA
			$T_J = 125^\circ\text{C}$		25	
Gate-to-Source Leakage Current	I_{GSS}	$V_{DS} = 0\text{ V}, V_{GS} = \pm 4.5\text{ V}$			± 1.0	μA

ON CHARACTERISTICS (Note 3)

Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}, I_D = 250\ \mu\text{A}$	0.6		1.5	V
Negative Threshold Temperature Coefficient	$V_{GS(TH)}/T_J$			4.1		mV/°C
Drain-to-Source On Resistance	$R_{DS(on)}$	$V_{GS} = 4.5\text{ V}, I_D = 7.5\text{ A}$		15	19	m Ω
			$V_{GS} = 2.5\text{ V}, I_D = 5.5\text{ A}$	21	26	
Forward Transconductance	g_{FS}	$V_{GS} = 10\text{ V}, I_D = 7.5\text{ A}$		46		S

CHARGES AND CAPACITANCES

Input Capacitance	C_{ISS}	$V_{GS} = 0\text{ V}, f = 1.0\text{ MHz}, V_{DS} = 16\text{ V}$		1485		μF
Output Capacitance	C_{OSS}			220		
Reverse Transfer Capacitance	C_{RSS}			175		
Total Gate Charge	$Q_{G(TOT)}$	$V_{GS} = 4.5\text{ V}, V_{DS} = 10\text{ V}, I_D = 7.5\text{ A}$		21.5		nC
Threshold Gate Charge	$Q_{G(TH)}$			4.0		
Gate-to-Source Charge	Q_{GS}			6.0		
Gate-to-Drain Charge	Q_{GD}			5.5		

SWITCHING CHARACTERISTICS (Note 4)

Turn-On Delay Time	$t_{d(ON)}$	$V_{GS} = 4.5\text{ V}, V_{DD} = 10\text{ V}, I_D = 7.5\text{ A}, R_G = 6.0\ \Omega$		0.2		μs
Rise Time	t_r			0.5		
Turn-Off Delay Time	$t_{d(OFF)}$			1.12		
Fall Time	t_f			0.86		

DRAIN-SOURCE DIODE CHARACTERISTICS (Note 3)

Forward Diode Voltage	V_{SD}	$V_{GS} = 0\text{ V}, I_S = 6.5\text{ A}$	$T_J = 25^\circ\text{C}$		0.8	1.2	V
Reverse Recovery Time	t_{RR}	$V_{GS} = 0\text{ V}, dI_{SD}/dt = 100\text{ A}/\mu\text{s}, I_S = 6.5\text{ A}$			1.02		μs
	t_a			0.32			
	t_b			0.7			
	Q_{RR}			11.6		μC	

 3. Pulse Test: pulse width $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$.

4. Switching characteristics are independent of operating junction temperatures.

NTQD4154Z

TYPICAL PERFORMANCE CURVES ($T_J = 25^\circ\text{C}$ unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

NTQD4154Z

TYPICAL PERFORMANCE CURVES ($T_J = 25^\circ\text{C}$ unless otherwise noted)




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Gate Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current





Figure 11. Maximum Rated Forward Biased Safe Operating Area

NTQD4154Z

PACKAGE DIMENSIONS


TSSOP-8
 CASE 948S-01
 ISSUE A



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
 5. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 6. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	2.90	3.10	0.114	0.122
B	4.30	4.50	0.169	0.177
C	---	1.10	---	0.043
D	0.05	0.15	0.002	0.006
F	0.50	0.70	0.020	0.028
G	0.65 BSC		0.026 BSC	
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
M	0° - 8°		0° - 8°	
P	---	2.20	---	0.087
P1	---	3.20	---	0.126

SOLDERING FOOTPRINT*




(inches)
(mm)

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NTQD4154Z

OBSOLETE
THIS DEVICE IS OBSOLETE
PLEASE CONTACT YOUR ON SEMICONDUCTOR
REPRESENTATIVE FOR INFORMATION

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada

Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910

Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local
Sales Representative