

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

[NXP Semiconductors](#)

[MC100ES6139DT](#)

For any questions, you can email us directly:

sales@integrated-circuit.com

Freescale Semiconductor, Inc.

MOTOROLA

Order number: MC100ES6139

SEMICONDUCTOR TECHNICAL DATA

Rev 1, 06/2004

3.3V ECL/PECL/HSTL/LVDS ÷2/4, ÷4/5/6 Clock Generation Chip

The MC100ES6139 is a low skew ÷2/4, ÷4/5/6 clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The device can be driven by either a differential or single-ended ECL or, if positive power supplies are used, LVPECL input signals. In addition, by using the V_{BB} output, a sinusoidal source can be AC coupled into the device. If a single-ended input is to be used, the V_{BB} output should be connected to the CLK input and bypassed to ground via a 0.01 μ F capacitor.

The common enable (\overline{EN}) is synchronous so that the internal dividers will only be enabled/disabled when the internal clock is already in the LOW state. This avoids any chance of generating a runt clock pulse on the internal clock when the device is enabled/disabled as can happen with an asynchronous control. The internal enable flip-flop is clocked on the falling edge of the input clock, therefore, all associated specification limits are referenced to the negative edge of the clock input.

Upon startup, the internal flip-flops will attain a random state; therefore, for systems which utilize multiple ES6139s, the master reset (MR) input must be asserted to ensure synchronization. For systems which only use one ES6139, the MR pin need not be exercised as the internal divider design ensures synchronization between the ÷2/4 and the ÷4/5/6 outputs of a single device. All V_{CC} and V_{EE} pins must be externally connected to power supply to guarantee proper operation.

The 100ES Series contains temperature compensation.

Features

- Maximum Frequency >1.0 GHz Typical
- 50 ps Output-to-Output Skew
- PECL Mode Operating Range: $V_{CC} = 3.135$ V to 3.8 V with $V_{EE} = 0$ V
- ECL Mode Operating Range: $V_{CC} = 0$ V with $V_{EE} = -3.135$ V to -3.8 V
- Open Input Default State
- Synchronous Enable/Disable
- Master Reset for Synchronization of Multiple Chips
- V_{BB} Output
- LVDS and HSTL Input Compatible

MC100ES6139



DT SUFFIX
 20 LEAD TSSOP PACKAGE
 CASE 948E-02




DW SUFFIX
 20 LEAD SOIC PACKAGE
 CASE 751D-06

ORDERING INFORMATION

Device	Package
MC100ES6139DT	TSSOP-20
MC100ES6139DTR2	TSSOP-20
MC100ES6139DW	SO-20
MC100ES6139DWR2	SO-20

Freescale Semiconductor, Inc.

MC100ES6139



Warning: All V_{CC} and V_{EE} pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. 20-Lead Pinout (Top View)

Table 1. Pin Description

Pin	Function
CLK ¹ , $\overline{\text{CLK}}^1$	ECL Diff Clock Inputs
$\overline{\text{EN}}^1$	ECL Sync Enable
MR ¹	ECL Master Reset
V _{BB}	ECL Reference Output
Q0, Q1, $\overline{\text{Q0}}$, $\overline{\text{Q1}}$	ECL Diff $\div 2/4$ Outputs
Q2, Q3, $\overline{\text{Q2}}$, $\overline{\text{Q3}}$	ECL Diff $\div 4/5/6$ Outputs
DIVSELa ¹	ECL Freq. Select Input $\div 2/4$
DIVSELb0 ¹	ECL Freq. Select Input $\div 4/5/6$
DIVSELb1 ¹	ECL Freq. Select Input $\div 4/5/6$
V _{CC}	ECL Positive Supply
V _{EE}	ECL Negative Supply

1. Pins will default low when left open.




Figure 2. Logic Diagram

Table 2. Function Tables

CLK	EN	MR	Function
Z	L	L	Divide
ZZ	H	L	Hold Q0:3
X	X	H	Reset Q0:3

X = Don't Care
 Z = Low-to-High Transition
 ZZ = High-to-Low Transition

DIVSELa		Q0:1 Outputs
L		Divide by 2
H		Divide by 4
DIVSELb0	DIVSELb1	Q2:3 Outputs
L	L	Divide by 4
H	L	Divide by 6
L	H	Divide by 5
H	H	Divide by 5

Freescale Semiconductor, Inc.

MC100ES6139




Figure 3. Timing Diagram




Figure 4. Timing Diagram

Table 3. Attributes

Characteristics		Value
Internal Input Pulldown Resistor		75 kΩ
Internal Input Pullup Resistor		75 kΩ
ESD Protection	Human Body Model	> 4 kV
	Machine Model	> 200 V
	Charged Device Model	> 2 kV

Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test

Freescale Semiconductor, Inc.

MC100ES6139

Table 4. Maximum Ratings¹

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
V _{CC}	PECL Mode Power Supply	V _{EE} = 0 V		3.9	V
V _{EE}	ECL Mode Power Supply	V _{CC} = 0 V		-3.9	V
V _I	PECL Mode Input Voltage ECL Mode Input Voltage	V _{EE} = 0 V V _{CC} = 0 V	V _I ≤ V _{CC} V _I ≥ V _{EE}	3.9 -3.9	V V
I _{out}	Output Current	Continuous Surge		50 100	mA mA
I _{BB}	V _{BB} Sink/Source			± 0.5	mA
TA	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θ _{JA}	Thermal Resistance (Junction-to-Ambient)	0 LFPM 500 LFPM	20 TSSOP 20 TSSOP	74 64	°C/W °C/W
		0 LFPM 500 LFPM	20 SOIC 20 SOIC	TBD TBD	°C/W °C/W

1. Maximum Ratings are those values beyond which device damage may occur.

Table 5. DC Characteristics (V_{CC} = 0 V, V_{EE} = -3.8 V to -3.135 V or V_{CC} = 3.135 V to 3.8 V, V_{EE} = 0 V)¹

Symbol	Characteristic	-40°C			0°C to 85°C			Unit
		Min	Typ	Max	Min	Typ	Max	
I _{EE}	Power Supply Current		35	60		35	60	mA
V _{OH}	Output HIGH Voltage ²	V _{CC} -1150	V _{CC} -1020	V _{CC} -800	V _{CC} -1200	V _{CC} -970	V _{CC} -750	mV
V _{OL}	Output LOW Voltage ²	V _{CC} -1950	V _{CC} -1620	V _{CC} -1250	V _{CC} -2000	V _{CC} -1680	V _{CC} -1300	mV
V _{IH}	Input HIGH Voltage (Single-Ended)	V _{CC} -1165		V _{CC} -880	V _{CC} -1165		V _{CC} -880	mV
V _{IL}	Input LOW Voltage (Single-Ended)	V _{CC} -1810		V _{CC} -1475	V _{CC} -1810		V _{CC} -1475	mV
V _{BB}	Output Reference Voltage	V _{CC} -1400		V _{CC} -1200	V _{CC} -1400		V _{CC} -1200	mV
V _{PP}	Differential Input Voltage ³	0.12		1.3	0.12		1.3	V
V _{CMR}	Differential Cross Point Voltage ⁴	V _{EE} +0.2		V _{CC} -1.1	V _{EE} +0.2		V _{CC} -1.1	V
I _{IH}	Input HIGH Current			150			150	μA
I _{IL}	Input LOW Current	0.5			0.5			μA

- MC100ES6139 circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfm is maintained.
- All loading with 50 Ω to V_{CC}-2.0 volts.
- V_{PP} (DC) is the minimum differential input voltage swing required to maintain device functionality.
- V_{CMR} (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V_{CMR} (DC) range and the input swing lies within the V_{PP} (DC) specification.

Freescale Semiconductor, Inc.

MC100ES6139

Table 6. AC Characteristics ($V_{CC} = 0\text{ V}$, $V_{EE} = -3.8\text{ V}$ to -3.135 V or $V_{CC} = 3.135\text{ V}$ to 3.8 V , $V_{EE} = 0\text{ V}$)¹

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
f_{max}	Maximum Frequency		> 1			> 1			> 1		GHz
t_{PLH} , t_{PHL}	Propagation Delay CLK, Q (Diff) MR, Q	550 400		850 850	550 400		850 850	550 400		850 850	ps
t_{RR}	Reset Recovery	200	100		200	100		200	100		ps
t_s	Setup Time \overline{EN} , CLK DIVSEL, CLK	200	120		200	120		200	120		ps
		400	180		400	180		400	180		ps
t_h	Hold Time CLK, \overline{EN} CLK, DIVSEL	100	50		100	50		100	50		ps
		200	140		200	140		200	140		ps
t_{PW}	Minimum Pulse Width MR	550	450		550	450		550	450		ps
t_{SKEW}	Within Device Skew Q, \overline{Q} Q, \overline{Q} @ Same Frequency Device-to-Device Skew ²			100			100			100	ps
				50			50			50	ps
				300			300			300	ps
t_{JITTER}	Cycle-to-Cycle Jitter (RSM 1 σ)			1			1			1	ps
V_{PP}	Input Voltage Swing (Differential)	200		1200	200		1200	200		1200	mV
V_{CMR}	Differential Cross Point Voltage	$V_{EE}+0.2$		$V_{CC}-1.2$	$V_{EE}+0.2$		$V_{CC}-1.2$	$V_{EE}+0.2$		$V_{CC}-1.2$	V
t_r t_f	Output Rise/Fall Times (20% – 80%) Q, \overline{Q}	50		300	50		300	50		300	ps

1. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50 Ω to $V_{CC} - 2.0\text{ V}$.
2. Skew is measured between outputs under identical transitions. Duty cycle skew is defined only for differential operation when the delays are measured from the cross point of the inputs to the cross point of the outputs.




Figure 5. Typical Termination for Output Driver and Device Evaluation

Freescale Semiconductor, Inc.

MC100ES6139

Marking Notes:

Device Nomenclature	20-Lead TSSOP Marking	20-Lead SOIC W/B Marking
MC100ES6139DT	6139	
MC100ES6139DW		MC100ES6139

Trace Code Identification for 20 SOIC: AWLYYWW

- "A" - The First character indicates the Assembly location.
- "WL" - The Second & Third characters indicate the Source Wafer Lot Tracking Code.
- "YY" - The Fourth & Fifth characters indicate the Year device was assembled.
- "WW" - The Sixth & Seventh characters indicate the Work Week device was assembled.

Trace Code Identification for 20 TSSOP: ALYW

- "A" - The First character indicates the Assembly location.
- "L" - The Second character indicates the Source Wafer Lot Tracking Code.
- "Y" - The Third character indicates the "ALPHA CODE" of the year device was assembled.
- "W" - The Fourth character indicates the "ALPHA CODE" of the Work Week device was assembled.

The "Y" Year ALPHA CODES

Year	Month	Work Week Code
A = 2003	FIRST 6 MONTHS	WW01 – WW26
B = 2003	SECOND 6 MONTHS	WW27 – WW52
C = 2004	FIRST 6 MONTHS	WW01 – WW26
D = 2004	SECOND 6 MONTHS	WW27 – WW52
E = 2005	FIRST 6 MONTHS	WW01 – WW26
F = 2005	SECOND 6 MONTHS	WW27 – WW52
G = 2006	FIRST 6 MONTHS	WW01 – WW26
H = 2006	SECOND 6 MONTHS	WW27 – WW52
I = 2007	FIRST 6 MONTHS	WW01 – WW26
J = 2007	SECOND 6 MONTHS	WW27 – WW52
K = 2008	FIRST 6 MONTHS	WW01 – WW26
L = 2008	SECOND 6 MONTHS	WW27 – WW52
M = 2009	FIRST 6 MONTHS	WW01 – WW26
N = 2009	SECOND 6 MONTHS	WW27 – WW52
O = 2010	FIRST 6 MONTHS	WW01 – WW26
P = 2010	SECOND 6 MONTHS	WW27 – WW52
Q = 2011	FIRST 6 MONTHS	WW01 – WW26
R = 2011	SECOND 6 MONTHS	WW27 – WW52
S = 2012	FIRST 6 MONTHS	WW01 – WW26
T = 2012	SECOND 6 MONTHS	WW27 – WW52
U = 2013	FIRST 6 MONTHS	WW01 – WW26
V = 2013	SECOND 6 MONTHS	WW27 – WW52
W = 2014	FIRST 6 MONTHS	WW01 – WW26
X = 2014	SECOND 6 MONTHS	WW27 – WW52
Y = 2015	FIRST 6 MONTHS	WW01 – WW26
Z = 2015	SECOND 6 MONTHS	WW27 – WW52

The "W" Work Week ALPHA CODES

1st 6 Months (WW01 – WW26)	2nd 6 Months (WW27 – WW52)
A = WW01	A = WW27
B = WW02	B = WW28
C = WW03	C = WW29
D = WW04	D = WW30
E = WW05	E = WW31
F = WW06	F = WW32
G = WW07	G = WW33
H = WW08	H = WW34
I = WW09	I = WW35
J = WW10	J = WW36
K = WW11	K = WW37
L = WW12	L = WW38
M = WW13	M = WW39
N = WW14	N = WW40
O = WW15	O = WW41
P = WW16	P = WW42
Q = WW17	Q = WW43
R = WW18	R = WW44
S = WW19	S = WW45
T = WW20	T = WW46
U = WW21	U = WW47
V = WW22	V = WW48
W = WW23	W = WW49
X = WW24	X = WW50
Y = WW25	Y = WW51
Z = WW26	Z = WW52

20 TSSOP Tracecode Marking Example:

5ABR

|||

5 ||| = Assembly Location

|||

A | = First Lot Assembled of this device in the designated
 | Work Week

B | = 2003 Second 6 Months, WW27 - WW52


|

R = WW44 of 2003

Freescale Semiconductor, Inc.

OUTLINE DIMENSIONS

DT SUFFIX
 20 LEAD TSSOP PACKAGE
 CASE 948E-02
 ISSUE A




- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

Freescale Semiconductor, Inc.

MC100ES6139

OUTLINE DIMENSIONS



Freescale Semiconductor, Inc.

NOTES

Freescale Semiconductor, Inc.

Freescale Semiconductor, Inc.

MC100ES6139

NOTES

Freescale Semiconductor, Inc.

NOTES

Freescale Semiconductor, Inc.

Freescale Semiconductor, Inc.

Freescale Semiconductor, Inc.

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

MOTOROLA and the Stylized M Logo are registered in the US Patent and Trademark Office. All other product or service names are the property of their respective owners.

© Motorola, Inc. 2004

HOW TO REACH US:

USA/EUROPE/LOCATIONS NOT LISTED:
Motorola Literature Distribution
P.O. Box 5405, Denver, Colorado 80217
1-800-521-6274 or 480-768-2130

JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center
3-20-1 Minami-Azabu, Minato-ku, Tokyo 106-8573, Japan
81-3-3440-3569

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre
2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong
852-26668334

HOME PAGE: <http://motorola.com/semiconductors>



MC100ES6139

**For More Information On This Product,
Go to: www.freescale.com**