

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

[Texas Instruments](#)
[TS5A3166DBVR](#)

For any questions, you can email us directly:

sales@integrated-circuit.com



Product
Folder



Sample &
Buy



Technical
Documents



Tools &
Software



Support &
Community



TS5A3166

SCDS186D – FEBRUARY 2005 – REVISED FEBRUARY 2016

TS5A3166 0.9- Ω SPST Analog Switch

1 Features

- Low ON-State Resistance (0.9 Ω)
- Control Inputs Are 5.5-V Tolerant
- Low Charge Injection
- Low Total Harmonic Distortion (THD)
- 1.65-V to 5.5-V Single-Supply Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)

2 Applications

- Cell Phones
- PDAs
- Portable Instrumentation
- Audio and Video Signal Routing
- Low-Voltage Data-Acquisition Systems
- Communication Circuits
- Modems
- Hard Drives
- Computer Peripherals
- Wireless Terminals and Peripherals
- Microphone Switching – Notebook Docking

3 Description


The TS5A3166 device is a single-pole single-throw (SPST) analog switch that is designed to operate from 1.65 V to 5.5 V. The device offers a low ON-state resistance. The device has excellent total harmonic distortion (THD) performance and consumes very low power. These features make this device suitable for portable audio applications.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TS5A3166	SOT-23 (5)	2.90 mm x 1.60 mm
	SC70 (5)	2.00 mm x 1.25 mm
	DSBGA (5)	1.388 mm x 0.888 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



An **IMPORTANT NOTICE** at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. **PRODUCTION DATA**.

Table of Contents

1	Features	1	8.2	Functional Block Diagram	16
2	Applications	1	8.3	Feature Description	16
3	Description	1	8.4	Device Functional Modes	16
4	Revision History	2	9	Application and Implementation	17
5	Pin Configuration and Functions	3	9.1	Application Information	17
6	Specifications	3	9.2	Typical Application	18
6.1	Absolute Maximum Ratings	3	10	Power Supply Recommendations	19
6.2	ESD Ratings	4	11	Layout	19
6.3	Recommended Operating Conditions	4	11.1	Layout Guidelines	19
6.4	Thermal Information	4	11.2	Layout Example	20
6.5	Electrical Characteristics for 5-V Supply	4	12	Device and Documentation Support	21
6.6	Electrical Characteristics for 3.3-V Supply	5	12.1	Device Support	21
6.7	Electrical Characteristics for 2.5-V Supply	7	12.2	Community Resources	22
6.8	Electrical Characteristics for 1.8-V Supply	8	12.3	Trademarks	22
6.9	Typical Characteristics	11	12.4	Electrostatic Discharge Caution	22
7	Parameter Measurement Information	13	12.5	Glossary	22
8	Detailed Description	16	13	Mechanical, Packaging, and Orderable	22
8.1	Overview	16		Information	

4 Revision History



NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (May 2015) to Revision D	Page
• Added "port" to COM description in <i>Pin Functions</i> table	3
• Deleted "digital" from GND description in <i>Pin Functions</i> table	3

Changes from Revision B (September 2013) to Revision C	Page
• Added <i>Applications</i> , <i>Device Information</i> table, <i>Pin Functions</i> table, <i>ESD Ratings</i> table, <i>Thermal Information</i> table, <i>Typical Characteristics</i> , <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section.	1
• Deleted <i>Ordering Information</i> table.	1

Changes from Revision A (October 2012) to Revision B	Page
• Removed 'Isolation in Powered-Off Mode, $V_+ = 0$ ' bullet from <i>Features</i>	1
• Changed pin name from NC to NO throughout the datasheet	1

5 Pin Configuration and Functions



Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	NO	I/O	Normally opened port
2	COM	I/O	Common port
3	GND	GND	Ground
4	IN	I	Digital control pin to connect COM to NO
5	V ₊	Power	Power Supply

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

			MIN	MAX	UNIT
V ₊	Supply voltage ⁽³⁾		-0.5	6.5	V
V _{NO} V _{COM}	Analog voltage ⁽³⁾⁽⁴⁾⁽⁵⁾		-0.5	V ₊ + 0.5	V
I _K	Analog port diode current	V _{NO} , V _{COM} < 0	-50		mA
I _{NO} I _{COM}	ON-state switch current	V _{NO} , V _{COM} = 0 to V ₊	-200	200	mA
	ON-state peak switch current ⁽⁶⁾		-400	400	
V _I	Digital input voltage ⁽³⁾⁽⁴⁾		-0.5	6.5	V
I _{IK}	Digital clamp current	V _I < 0	-50		mA
I ₊	Continuous current through V ₊			100	mA
I _{GND}	Continuous current through GND		-100		mA
T _{stg}	Storage temperature		-65	150	°C
T _j	Junction temperature			150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
- (3) All voltages are with respect to ground, unless otherwise specified.
- (4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (5) This value is limited to 5.5 V maximum.
- (6) Pulse at 1-ms duration < 10% duty cycle.

TS5A3166

SCDS186D – FEBRUARY 2005 – REVISED FEBRUARY 2016

www.ti.com

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
V _{I/O} Input/output voltage	0	V ₊	V
V ₊ Supply voltage	1.65	5.5	V
V _I Control Input Voltage	0	5.5	V
T _A Operating free-air temperature	-40	85	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	TS5A3166			UNIT
	DBV (SOT)	DCK (SC-70)	YZP (DSBGA)	
	5 PINS	5 PINS	5 PINS	
R _{θJA} Junction-to-ambient thermal resistance	206	252	132	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics for 5-V Supply

V₊ = 4.5 V to 5.5 V, T_A = -40°C to 85°C (unless otherwise noted)⁽¹⁾

PARAMETER	TEST CONDITIONS	T _A	V ₊	MIN	TYP	MAX	UNIT
Analog Switch							
V _{COM} , V _{NO}	Analog signal range			0	V ₊		V
r _{peak}	Peak ON resistance	0 ≤ V _{NO} ≤ V ₊ , I _{COM} = -100 mA,	Switch ON, see Figure 13	25°C	4.5 V	0.8	1.1
				Full		1.2	Ω
r _{on}	ON-state resistance	V _{NO} = 2.5 V, I _{COM} = -100 mA,	Switch ON, see Figure 13	25°C	4.5 V	0.7	0.9
				Full		1	Ω
r _{on(flat)}	ON-state resistance flatness	0 ≤ V _{NO} ≤ V ₊ , I _{COM} = -100 mA,	Switch ON, see Figure 13	25°C	4.5 V	0.15	
				25°C		0.09	0.15
		V _{NO} = 1 V, 1.5 V, 2.5 V, I _{COM} = -100 mA,		Full		0.15	Ω
I _{NO(OFF)}	NO OFF leakage current	V _{NO} = 1 V, V _{COM} = 4.5 V, or V _{NO} = 4.5 V, V _{COM} = 1 V,	Switch OFF, see Figure 14	25°C	5.5 V	-20	20
				Full		-100	100
I _{NO(PWROFF)}		V _{NO} = 0 to 5.5 V, V _{COM} = 5.5 V to 0,		25°C	0 V	-5	5
				Full		-15	15
I _{COM(OFF)}	COM OFF leakage current	V _{COM} = 1 V, V _{NO} = 4.5 V, or V _{COM} = 4.5 V, V _{NO} = 1 V,	Switch OFF, see Figure 14	25°C	5.5 V	-20	20
				Full		-100	100
I _{COM(PWROFF)}		V _{COM} = 5.5 V to 0, V _{NO} = 0 to 5.5 V,		25°C	0 V	-5	5
				Full		-15	15

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

Electrical Characteristics for 5-V Supply (continued)

$V_+ = 4.5 \text{ V to } 5.5 \text{ V}$, $T_A = -40^\circ\text{C to } 85^\circ\text{C}$ (unless otherwise noted)⁽¹⁾

PARAMETER	TEST CONDITIONS		T_A	V_+	MIN	TYP	MAX	UNIT
$I_{NO(ON)}$ NO ON leakage current	$V_{NO} = 1 \text{ V}$, $V_{COM} = \text{Open}$, or $V_{NO} = 4.5 \text{ V}$, $V_{COM} = \text{Open}$,	Switch ON, see Figure 15	25°C	5.5 V	-2	0.3	2	nA
			Full		-20		20	
$I_{COM(ON)}$ COM ON leakage current	$V_{COM} = 1 \text{ V}$, $V_{NO} = \text{Open}$, or $V_{COM} = 4.5 \text{ V}$, $V_{NO} = \text{Open}$,	Switch ON, see Figure 15	25°C	5.5 V	-2	0.3	2	nA
			Full		-20		20	
Digital Control Inputs (IN)								
V_{IH}	Input logic high		Full		2.4		5.5	V
V_{IL}	Input logic low		Full		0		0.8	V
I_{IH}, I_{IL} Input leakage current	$V_I = 5.5 \text{ V or } 0$	25°C	5.5 V	5.5 V	-2	0.3	2	nA
			Full		-20		20	
Dynamic								
t_{ON} Turnon time	$V_{COM} = V_+$, $R_L = 50 \Omega$,	$C_L = 35 \text{ pF}$, see Figure 17	25°C	5 V	2.5	4.5	7	ns
			Full	4.5 V to 5.5 V	1.5		7.5	
t_{OFF} Turnoff time	$V_{COM} = V_+$, $R_L = 50 \Omega$,	$C_L = 35 \text{ pF}$, see Figure 17	25°C	5 V	6	9	11.5	ns
			Full	4.5 V to 5.5 V	4		12.5	
Q_C	Charge injection	$V_{GEN} = 0$, $R_{GEN} = 0$,	$C_L = 1 \text{ nF}$, see Figure 20	25°C	5 V		1	pC
$C_{NO(OFF)}$	NO OFF capacitance	$V_{NO} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	5 V		19	pF
$C_{COM(OFF)}$	COM OFF capacitance	$V_{COM} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	5 V		18	pF
$C_{NO(ON)}$	NO ON capacitance	$V_{NO} = V_+$ or GND, Switch ON,	See Figure 16	25°C	5 V		35.5	pF
$C_{COM(ON)}$	COM ON capacitance	$V_{COM} = V_+$ or GND, Switch ON,	See Figure 16	25°C	5 V		35.5	pF
C_I	Digital input capacitance	$V_I = V_+$ or GND,	See Figure 16	25°C	5 V		2	pF
BW	Bandwidth	$R_L = 50 \Omega$, Switch ON,	See Figure 18	25°C	5 V		200	MHz
O_{ISO}	OFF isolation	$R_L = 50 \Omega$, $f = 1 \text{ MHz}$,	Switch OFF, see Figure 19	25°C	5 V		-64	dB
THD	Total harmonic distortion	$R_L = 600 \Omega$, $C_L = 50 \text{ pF}$,	$f = 20 \text{ Hz to } 20 \text{ kHz}$, see Figure 21	25°C	5 V		0.005%	
Supply								
I_+ Positive supply current	$V_I = V_+$ or GND,	Switch ON or OFF	25°C	5.5 V		0.01	0.1	μA
			Full				0.5	

6.6 Electrical Characteristics for 3.3-V Supply

$V_+ = 3 \text{ V to } 3.6 \text{ V}$, $T_A = -40^\circ\text{C to } 85^\circ\text{C}$ (unless otherwise noted)⁽¹⁾

PARAMETER	TEST CONDITIONS		T_A	V_+	MIN	TYP	MAX	UNIT
Analog Switch								
V_{COM} , V_{NO}	Analog signal range				0		V_+	V

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

TS5A3166

SCDS186D – FEBRUARY 2005 – REVISED FEBRUARY 2016

www.ti.com

Electrical Characteristics for 3.3-V Supply (continued)

$V_+ = 3$ V to 3.6 V, $T_A = -40^\circ\text{C}$ to 85°C (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS		T_A	V_+	MIN	TYP	MAX	UNIT			
r_{peak}	Peak ON resistance	$0 \leq V_{\text{NO}} \leq V_+$, $I_{\text{COM}} = -100$ mA,	Switch ON, see Figure 13	25°C	3 V	1.1	1.5	1.7	Ω			
				Full								
r_{on}	ON-state resistance	$V_{\text{NO}} = 2$ V, $I_{\text{COM}} = -100$ mA,	Switch ON, see Figure 13	25°C	3 V	1	1.4	1.5	Ω			
				Full								
$r_{\text{on}(\text{flat})}$	ON-state resistance flatness	$0 \leq V_{\text{NO}} \leq V_+$, $I_{\text{COM}} = -100$ mA,	Switch ON, see Figure 13	25°C	3 V	0.3		0.15	Ω			
		$V_{\text{NO}} = 2$ V, 0.8 V, $I_{\text{COM}} = -100$ mA,		25°C		0.09						
				Full		0.15						
$I_{\text{NO(OFF)}}$	NO OFF leakage current	$V_{\text{NO}} = 1$ V, $V_{\text{COM}} = 3$ V, or $V_{\text{NO}} = 3$ V, $V_{\text{COM}} = 1$ V,	Switch OFF, see Figure 14	25°C	3.6 V	-2	0.5	2	nA			
				Full		-20		20				
$I_{\text{NO(PWROFF)}}$		$V_{\text{NO}} = 0$ to 3.6 V, $V_{\text{COM}} = 3.6$ V to 0,		25°C	0 V	-1	0.1	1	μA			
				Full		-5		5				
$I_{\text{COM(OFF)}}$	COM OFF leakage current	$V_{\text{COM}} = 1$ V, $V_{\text{NO}} = 3$ V, or $V_{\text{COM}} = 3$ V, $V_{\text{NO}} = 1$ V,	Switch OFF, see Figure 14	25°C	3.6 V	-2	0.5	2	nA			
				Full		-20		20				
$I_{\text{COM(PWROFF)}}$		$V_{\text{COM}} = 3.6$ V to 0, $V_{\text{NO}} = 0$ to 3.6 V,		25°C	0 V	-1	0.1	1	μA			
				Full		-5		5				
$I_{\text{NO(ON)}}$	NO ON leakage current	$V_{\text{NO}} = 1$ V, $V_{\text{COM}} = \text{Open}$, or $V_{\text{NO}} = 3$ V, $V_{\text{COM}} = \text{Open}$,	Switch ON, see Figure 15	25°C	3.6 V	-2	0.2	2	nA			
				Full		-20		20				
$I_{\text{COM(ON)}}$	COM ON leakage current	$V_{\text{COM}} = 1$ V, $V_{\text{NO}} = \text{Open}$, or $V_{\text{COM}} = 3$ V, $V_{\text{NO}} = \text{Open}$,	Switch ON, see Figure 15	25°C	3.6 V	-2	0.2	2	nA			
				Full		-20		20				

Digital Control Inputs (IN)

V_{IH}	Input logic high		Full		2	5.5	V	
V_{IL}	Input logic low		Full		0	0.8	V	
$I_{\text{IH}}, I_{\text{IL}}$	Input leakage current	$V_I = 5.5$ V or 0	25°C	3.6 V	-2	0.3	2	nA
			Full		-20		20	

Dynamic

t_{ON}	Turnon time	$V_{\text{COM}} = V_+$, $R_L = 50$ Ω ,	$C_L = 35$ pF, see Figure 17	25°C	3.3 V	2	5	10	ns
				Full	3 V to 3.6 V	1.5		11	
t_{OFF}	Turnoff time	$V_{\text{COM}} = V_+$, $R_L = 50$ Ω ,	$C_L = 35$ pF, see Figure 17	25°C	3.3 V	6.5	9	12	ns
				Full	3 V to 3.6 V	4		13	
Q_C	Charge injection	$V_{\text{GEN}} = 0$, $R_{\text{GEN}} = 0$,	$C_L = 1$ nF, see Figure 21	25°C	3.3 V		1		pC
$C_{\text{NO(OFF)}}$	NO OFF capacitance	$V_{\text{NO}} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	3.3 V		19		pF
$C_{\text{COM(OFF)}}$	COM OFF capacitance	$V_{\text{COM}} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	3.3 V		18		pF
$C_{\text{NO(ON)}}$	NO ON capacitance	$V_{\text{NO}} = V_+$ or GND, Switch ON,	See Figure 16	25°C	3.3 V		36		pF

Electrical Characteristics for 3.3-V Supply (continued)

$V_+ = 3$ V to 3.6 V, $T_A = -40^\circ\text{C}$ to 85°C (unless otherwise noted)⁽¹⁾

PARAMETER	TEST CONDITIONS		T_A	V_+	MIN	TYP	MAX	UNIT
$C_{COM(ON)}$ COM ON capacitance	$V_{COM} = V_+$ or GND, Switch ON,		See Figure 16	25°C	3.3 V	36		pF
C_I Digital input capacitance	$V_I = V_+$ or GND,		See Figure 16	25°C	3.3 V	2		pF
BW Bandwidth	$R_L = 50 \Omega$, Switch ON,		See Figure 18	25°C	3.3 V	200		MHz
O_{ISO} OFF isolation	$R_L = 50 \Omega$, $f = 1$ MHz,		Switch OFF, see Figure 19	25°C	3.3 V	-64		dB
THD Total harmonic distortion	$R_L = 600 \Omega$, $C_L = 50 \text{ pF}$,		$f = 20$ Hz to 20 kHz, see Figure 21	25°C	3.3 V	0.01%		
Supply								
I_+ Positive supply current	$V_I = V_+$ or GND,	Switch ON or OFF	25°C Full	3.6 V	0.01		0.1 0.25	μA

6.7 Electrical Characteristics for 2.5-V Supply

$V_+ = 2.3$ V to 2.7 V, $T_A = -40^\circ\text{C}$ to 85°C (unless otherwise noted)⁽¹⁾

PARAMETER	TEST CONDITIONS		T_A	V_+	MIN	TYP	MAX	UNIT	
Analog Switch									
V_{COM} , V_{NO}	Analog signal range			2.3 V	0		V_+	V	
r_{peak}	Peak ON resistance	$0 \leq V_{NO} \leq V_+$, $I_{COM} = -100$ mA,	Switch ON, see Figure 13	25°C Full	2.3 V	1.8		2.4 2.6	Ω
r_{on}	ON-state resistance	$V_{NO} = 2$ V, $I_{COM} = -100$ mA,	Switch ON, see Figure 13	25°C Full	2.3 V	1.2		2.1 2.4	Ω
$r_{on(flat)}$	ON-state resistance flatness	$0 \leq V_{NO} \leq V_+$, $I_{COM} = -100$ mA, $V_{NO} = 2$ V, 0.8 V, $I_{COM} = -100$ mA,	Switch ON, see Figure 13	25°C 25°C Full	2.3 V	0.7		0.4 0.6 0.6	Ω
$I_{NO(OFF)}$	NO OFF leakage current	$V_{NO} = 1$ V, $V_{COM} = 3$ V, or $V_{NO} = 3$ V, $V_{COM} = 1$ V,	Switch OFF, see Figure 14	25°C Full	-5		0.3 50	nA	
$I_{NO(PWROFF)}$		$V_{NO} = 0$ to 3.6 V, $V_{COM} = 3.6$ V to 0,	2.7 V	0 V	-2		0.05 15	μA	
$I_{COM(OFF)}$	COM OFF leakage current	$V_{COM} = 1$ V, $V_{NO} = 3$ V, or $V_{COM} = 3$ V, $V_{NO} = 1$ V,	Switch OFF, see Figure 14	25°C Full	-5		0.3 50	nA	
$I_{COM(PWROFF)}$		$V_{COM} = 3.6$ V to 0, $V_{NO} = 0$ to 3.6 V,	2.7 V	0 V	-2		0.05 15	μA	
$I_{NO(ON)}$	NO ON leakage current	$V_{NO} = 1$ V, $V_{COM} = \text{Open}$, or $V_{NO} = 3$ V, $V_{COM} = \text{Open}$,	Switch ON, see Figure 15	25°C Full	2.7 V	-2		0.3 20	nA
$I_{COM(ON)}$	COM ON leakage current	$V_{COM} = 1$ V, $V_{NO} = \text{Open}$, or $V_{COM} = 3$ V, $V_{NO} = \text{Open}$,	Switch ON, see Figure 15	25°C Full	2.7 V	-2		0.3 20	nA

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

TS5A3166

SCDS186D – FEBRUARY 2005 – REVISED FEBRUARY 2016

www.ti.com
Electrical Characteristics for 2.5-V Supply (continued)
 $V_+ = 2.3 \text{ V to } 2.7 \text{ V}$, $T_A = -40^\circ\text{C to } 85^\circ\text{C}$ (unless otherwise noted)⁽¹⁾

PARAMETER	TEST CONDITIONS		T_A	V_+	MIN	TYP	MAX	UNIT
Digital Control Inputs (IN1, IN2)								
V_{IH}	Input logic high		Full		1.8		5.5	V
V_{IL}	Input logic low		Full		0		0.6	V
I_{IH}, I_{IL}	Input leakage current	$V_I = 5.5 \text{ V or } 0$	25°C	2.7 V	-2	0.3	2	nA
			Full		-20		20	
Dynamic								
t_{ON}	Turnon time	$V_{COM} = V_+$, $R_L = 50 \Omega$,	$C_L = 35 \text{ pF}$, see Figure 17	25°C	2.5 V	2	6	10
				Full	2.3 V to 2.7 V	1	12	ns
t_{OFF}	Turnoff time	$V_{COM} = V_+$, $R_L = 50 \Omega$,	$C_L = 35 \text{ pF}$, see Figure 17	25°C	2.5 V	4.5	8	10.5
				Full	2.3 V to 2.7 V	3	15	ns
Q_C	Charge injection	$V_{GEN} = 0$, $R_{GEN} = 0$,	$C_L = 1 \text{ nF}$, see Figure 21	25°C	2.5 V		4	pC
$C_{NO(OFF)}$	NO OFF capacitance	$V_{NO} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	2.5 V		19.5	pF
$C_{COM(OFF)}$	COM OFF capacitance	$V_{COM} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	2.5 V		18.5	pF
$C_{NO(ON)}$	NO ON capacitance	$V_{NO} = V_+$ or GND, Switch ON,	See Figure 16	25°C	2.5 V		36.5	pF
$C_{COM(ON)}$	COM ON capacitance	$V_{COM} = V_+$ or GND, Switch ON,	See Figure 16	25°C	2.5 V		36.5	pF
C_I	Digital input capacitance	$V_I = V_+$ or GND,	See Figure 16	25°C	2.5 V		2	pF
BW	Bandwidth	$R_L = 50 \Omega$, Switch ON,	See Figure 18	25°C	2.5 V		150	MHz
O_{ISO}	OFF isolation	$R_L = 50 \Omega$, $f = 1 \text{ MHz}$,	Switch OFF, see Figure 19	25°C	2.5 V		-62	dB
THD	Total harmonic distortion	$R_L = 600 \Omega$, $C_L = 50 \text{ pF}$,	$f = 20 \text{ Hz to } 20 \text{ kHz}$, see Figure 21	25°C	2.5 V		0.02%	
Supply								
I_+	Positive supply current	$V_I = V_+$ or GND,	Switch ON or OFF	25°C		0.001	0.02	
				Full			0.25	μA

6.8 Electrical Characteristics for 1.8-V Supply⁽¹⁾
 $V_+ = 1.65 \text{ V to } 1.95 \text{ V}$, $T_A = -40^\circ\text{C to } 85^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS		T_A	V_+	MIN	TYP	MAX	UNIT
Analog Switch								
V_{COM} , V_{NO}	Analog signal range				0		V_+	V
r_{peak}	Peak ON resistance	$0 \leq V_{NO} \leq V_+$, $I_{COM} = -100 \text{ mA}$,	Switch ON, see Figure 13	25°C		4.2	25	
				Full			30	Ω
r_{on}	ON-state resistance	$V_{NO} = 2 \text{ V}$, $I_{COM} = -100 \text{ mA}$,	Switch ON, see Figure 13	25°C	1.65 V	1.6	3.9	
				Full			4.0	Ω
$r_{on(flat)}$	ON-state resistance flatness	$0 \leq V_{NO} \leq V_+$, $I_{COM} = -100 \text{ mA}$,	Switch ON, see Figure 13	25°C		2.8		
				25°C	1.65 V	4.1	22	
		$V_{NO} = 2 \text{ V, } 0.8 \text{ V}$, $I_{COM} = -100 \text{ mA}$,		Full			27	Ω

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

Electrical Characteristics for 1.8-V Supply⁽¹⁾ (continued)

$V_+ = 1.65 \text{ V to } 1.95 \text{ V}$, $T_A = -40^\circ\text{C to } 85^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T_A	V_+	MIN	TYP	MAX	UNIT	
$I_{NO(OFF)}$	NO OFF leakage current	$V_{NO} = 1 \text{ V}$, $V_{COM} = 3 \text{ V}$, or $V_{NO} = 3 \text{ V}$, $V_{COM} = 1 \text{ V}$,	Switch OFF, see Figure 14	25°C	1.95 V	-5	5		nA	
				Full		-50	50			
		$V_{NO} = 0 \text{ to } 3.6 \text{ V}$, $V_{COM} = 3.6 \text{ V to } 0$,		25°C	0 V	-2	2		μA	
				Full		-10	10			
$I_{COM(OFF)}$	COM OFF leakage current	$V_{COM} = 1 \text{ V}$, $V_{NO} = 3 \text{ V}$, or $V_{COM} = 3 \text{ V}$, $V_{NO} = 1 \text{ V}$,	Switch OFF, see Figure 14	25°C	1.95 V	-5	5		nA	
				Full		-50	50			
		$V_{COM} = 0 \text{ to } 3.6 \text{ V}$, $V_{NO} = 3.6 \text{ V to } 0$,		25°C	0 V	-2	2		μA	
				Full		-10	10			
$I_{NO(ON)}$	NO ON leakage current	$V_{NO} = 1 \text{ V}$, $V_{COM} = \text{Open}$, or $V_{NO} = 3 \text{ V}$, $V_{COM} = \text{Open}$,	Switch ON, see Figure 15	25°C	1.95 V	-2	2		nA	
				Full		-20	20			
		$V_{COM} = 1 \text{ V}$, $V_{NO} = \text{Open}$, or $V_{COM} = 3 \text{ V}$, $V_{NO} = \text{Open}$,		25°C	1.95 V	-2	2		nA	
				Full		-20	20			
Digital Control Inputs (IN1, IN2)										
V_{IH}	Input logic high			Full		1.5	5.5		V	
V_{IL}	Input logic low			Full		0	0.6		V	
I_{IH}, I_{IL}	Input leakage current	$V_I = 5.5 \text{ V or } 0$	Switch ON, see Figure 15	25°C	1.95 V	-2	0.3	2	nA	
				Full		-20	20			
Dynamic										
t_{ON}	Turnon time	$V_{COM} = V_+$, $R_L = 50 \Omega$,	$C_L = 35 \text{ pF}$, see Figure 17	25°C	1.8 V	3	9	18	ns	
				Full	1.65 V to 1.95 V	1		20		
t_{OFF}	Turnoff time	$V_{COM} = V_+$, $R_L = 50 \Omega$,	$C_L = 35 \text{ pF}$, see Figure 17	25°C	1.8 V	5	10	15.5	ns	
				Full	1.65 V to 1.95 V	4		18.5		
Q_C	Charge injection	$V_{GEN} = 0$, $R_{GEN} = 0$,	$C_L = 1 \text{ nF}$, see Figure 21	25°C	1.8 V		2		pC	
$C_{NO(OFF)}$	NO OFF capacitance	$V_{NO} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	1.8 V		19.5		pF	
$C_{COM(OFF)}$	COM OFF capacitance	$V_{COM} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	1.8 V		18.5		pF	
$C_{NO(ON)}$	NO ON capacitance	$V_{NO} = V_+$ or GND, Switch ON,	See Figure 16	25°C	1.8 V		36.5		pF	
$C_{COM(ON)}$	COM ON capacitance	$V_{COM} = V_+$ or GND, Switch ON,	See Figure 16	25°C	1.8 V		36.5		pF	
C_I	Digital input capacitance	$V_I = V_+$ or GND,	See Figure 16	25°C	1.8 V		2		pF	
BW	Bandwidth	$R_L = 50 \Omega$, Switch ON,	See Figure 18	25°C	1.8 V		150		MHz	
O_{ISO}	OFF isolation	$R_L = 50 \Omega$, $f = 1 \text{ MHz}$,	Switch OFF, see Figure 19	25°C	1.8 V		-62		dB	
THD	Total harmonic distortion	$R_L = 600 \Omega$, $C_L = 50 \text{ pF}$,	$f = 20 \text{ Hz to } 20$ kHz see Figure 21	25°C	1.8 V		0.055	%		

TS5A3166

SCDS186D – FEBRUARY 2005 – REVISED FEBRUARY 2016

www.ti.com
Electrical Characteristics for 1.8-V Supply⁽¹⁾ (continued)
 $V_+ = 1.65 \text{ V to } 1.95 \text{ V}$, $T_A = -40^\circ\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS		T_A	V_+	MIN	TYP	MAX	UNIT
Supply								
I_+ Positive supply current	$V_I = V_+$ or GND,	Switch ON or OFF	25°C Full	1.95 V	0.001	0.01	0.15	μA

6.9 Typical Characteristics




Figure 1. r_{on} vs V_{COM}




Figure 2. r_{on} vs V_{COM} ($V_+ = 3\text{ V}$)




Figure 3. r_{on} vs V_{COM} ($V_+ = 5\text{ V}$)




Figure 4. Leakage Current vs Temperature ($V_+ = 5.5\text{ V}$)




Figure 5. Charge Injection (Q_C) vs V_{COM}





Figure 6. t_{ON} and t_{OFF} vs Supply Voltage

TS5A3166

SCDS186D – FEBRUARY 2005 – REVISED FEBRUARY 2016

www.ti.com

Typical Characteristics (continued)



7 Parameter Measurement Information




Figure 13. ON-State Resistance (r_{on})




Figure 14. OFF-State Leakage Current ($I_{COM(OFF)}$, $I_{NO(OFF)}$, $I_{COM(PWROFF)}$, $I_{NO(PWR(FF))}$)




Figure 15. ON-State Leakage Current ($I_{COM(ON)}$, $I_{NO(ON)}$)

TS5A3166

SCDS186D – FEBRUARY 2005 – REVISED FEBRUARY 2016

www.ti.com

Parameter Measurement Information (continued)





Figure 16. Capacitance (C_I, C_{COM(OFF)}, C_{COM(ON)}, C_{NO(OFF)}, C_{NO(ON)})



- (1) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r < 5$ ns, $t_f < 5$ ns.
- (2) C_L includes probe and jig capacitance.

Figure 17. Turnon (t_{ON}) and Turnoff Time (t_{OFF})




Figure 18. Bandwidth (BW)

Parameter Measurement Information (continued)






Figure 19. OFF Isolation (O_{ISO})



- (1) C_L includes probe and jig capacitance.
- (2) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r < 5$ ns, $t_f < 5$ ns.

Figure 20. Charge Injection (Q_C)



- (1) C_L includes probe and jig capacitance.

Figure 21. Total Harmonic Distortion (THD)

TS5A3166

SCDS186D – FEBRUARY 2005 – REVISED FEBRUARY 2016


www.ti.com

8 Detailed Description

8.1 Overview

The TS5A3166 is a single-pole single-throw (SPST) analog switch that is designed to operate from 1.65 V to 5.5 V. The device offers a low ON-state resistance. The device has excellent total harmonic distortion (THD) performance and consumes very low power. These features make this device suitable for portable audio applications.

8.2 Functional Block Diagram



8.3 Feature Description

The low ON-state resistance, ON-state resistance matching, and charge injection in the TS5A3166 make this switch an excellent choice for analog signals that require minimal distortion. In addition, the low THD allows audio signals to be preserved more clearly as they pass through the device.

The 1.65-V to 5.5-V operation allows compatibility with more logic levels, and the bidirectional I/Os can pass analog signals from 0 V to V_+ with low distortion.

8.4 Device Functional Modes

Table 1. Function Table

IN	NO TO COM, COM TO NO
L	OFF
H	ON

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

SPST analog switch is a basic component that could be used in any electrical system design. [Figure 22](#) and [Figure 23](#) are some basic applications that utilize the TS5A3166.




Figure 22. Improved Lock Time Circuit Simplified Block Diagram




Figure 23. PLL Improved Power Consumption Simplified Block Diagram

TS5A3166

SCDS186D – FEBRUARY 2005 – REVISED FEBRUARY 2016

www.ti.com

9.2 Typical Application




Figure 24. Gain-Control Circuit for Operational Amplifier

9.2.1 Design Requirements

By choosing values of R_1 and R_2 , such that $R_x \gg r_{on(x)}$, r_{on} of TS5A3166 can be ignored. The gain of operational amplifier can be calculated as follow:

$$V_o / V_i = 1 + R \parallel R_3 \quad (1)$$

$$R \parallel = (R_1 + r_{on(1)}) \parallel (R_2 + r_{on(2)}) \quad (2)$$

9.2.2 Detailed Design Procedure

Place a switch in series with the input of the operational amplifier. Since the operational amplifier input impedance is very large, a switch on $r_{on(1)}$ is irrelevant.

9.2.3 Application Curves




Figure 25. r_{on} vs V_{COM}

Figure 26. r_{on} vs V_{COM} ($V_+ = 3$ V)

Typical Application (continued)




Figure 27. r_{on} vs V_{com} ($V_+ = 5$ V)

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- μ F bypass capacitor is recommended. If there are multiple pins labeled V_{CC} , then a 0.01- μ F or 0.022- μ F capacitor is recommended for each V_{CC} because the V_{CC} pins will be tied together internally. For devices with dual supply pins operating at different voltages, for example V_{CC} and V_{DD} , a 0.1- μ F bypass capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.


11 Layout

11.1 Layout Guidelines

Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change of width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This upsets the transmission line characteristics, especially the distributed capacitance and self-inductance of the trace — resulting in the reflection. It is a given that not all PCB traces can be straight, and so they will have to turn corners. Figure 28 shows progressively better techniques of rounding corners. Only the last example maintains constant trace width and minimizes reflections.

TS5A3166

SCDS186D – FEBRUARY 2005 – REVISED FEBRUARY 2016

11.2 Layout Example**Figure 28. Trace Example**

12 Device and Documentation Support

12.1 Device Support

12.1.1 Device Nomenclature

Table 2. Parameter Description

SYMBOL	DESCRIPTION
V_{COM}	Voltage at COM
V_{NO}	Voltage at NO
r_{on}	Resistance between COM and NO ports when the channel is ON
r_{peak}	Peak ON-state resistance over a specified voltage range
$r_{on(flat)}$	Difference between the maximum and minimum value of r_{on} in a channel over the specified range of conditions
$I_{NO(OFF)}$	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the OFF state under worst-case input and output conditions
$I_{NO(PWROFF)}$	Leakage current measured at the NO port during the power-down condition, $V_+ = 0$
$I_{COM(OFF)}$	Leakage current measured at the COM port, with the corresponding channel (COM to NO) in the OFF state under worst-case input and output conditions
$I_{COM(PWROFF)}$	Leakage current measured at the COM port during the power-down condition, $V_+ = 0$
$I_{NO(ON)}$	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output (COM) open
$I_{COM(ON)}$	Leakage current measured at the COM port, with the corresponding channel (COM to NO) in the ON state and the output (NO) open
V_{IH}	Minimum input voltage for logic high for the control input (IN)
V_{IL}	Maximum input voltage for logic low for the control input (IN)
V_I	Voltage at the control input (IN)
I_{IH}, I_{IL}	Leakage current measured at the control input (IN)
t_{ON}	Turnon time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NO) signal when the switch is turning ON.
t_{OFF}	Turnoff time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NO) signal when the switch is turning OFF.
Q_C	Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NO or COM) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge injection, $Q_C = C_L \times \Delta V_{COM}$, C_L is the load capacitance, and ΔV_{COM} is the change in analog output voltage.
$C_{NO(OFF)}$	Capacitance at the NO port when the corresponding channel (NO to COM) is OFF
$C_{COM(OFF)}$	Capacitance at the COM port when the corresponding channel (COM to NO) is OFF
$C_{NO(ON)}$	Capacitance at the NO port when the corresponding channel (NO to COM) is ON
$C_{COM(ON)}$	Capacitance at the COM port when the corresponding channel (COM to NO) is ON
C_I	Capacitance of control input (IN)
O_{ISO}	OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in dB in a specific frequency, with the corresponding channel (NO to COM) in the OFF state.
BW	Bandwidth of the switch. This is the frequency in which the gain of an ON channel is -3 dB below the DC gain.
THD	Total harmonic distortion describes the signal distortion caused by the analog switch. This is defined as the ratio of root mean square (RMS) value of the second, third, and higher harmonic to the absolute magnitude of the fundamental harmonic.
I_+	Static power-supply current with the control (IN) pin at V_+ or GND

TS5A3166

SCDS186D – FEBRUARY 2005 – REVISED FEBRUARY 2016

www.ti.com**12.2 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution

 These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

[SLYZ022](#) — *TI Glossary.*

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TS5A3166DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 85	(JASF ~ JASR)	Samples
TS5A3166DBVRE4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JASF	Samples
TS5A3166DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JASF	Samples
TS5A3166DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JF5 ~ JFF ~ JFR)	Samples
TS5A3166DCKRE4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JF5 ~ JFF ~ JFR)	Samples
TS5A3166DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JF5 ~ JFF ~ JFR)	Samples
TS5A3166YZPR	ACTIVE	DSBGA	YZP	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(JF7 ~ JFN)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


OTHER QUALIFIED VERSIONS OF TS5A3166 :

- Automotive: [TS5A3166-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A3166DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TS5A3166DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TS5A3166DBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TS5A3166DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TS5A3166DCKR	SC70	DCK	5	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
TS5A3166YZPR	DSBGA	YZP	5	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5A3166DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
TS5A3166DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TS5A3166DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
TS5A3166DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TS5A3166DCKR	SC70	DCK	5	3000	202.0	201.0	28.0
TS5A3166YZPR	DSBGA	YZP	5	3000	220.0	220.0	35.0

MECHANICAL DATA

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



4073253-4/N 12/14


NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0,15 per side.
- Falls within JEDEC MO-178 Variation AA.

LAND PATTERN DATA

DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

MECHANICAL DATA

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



4093553-3/G 01/2007

NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- Falls within JEDEC MO-203 variation AA.




LAND PATTERN DATA

DCK (R-PDSO-G5)

PLASTIC SMALL OUTLINE

Example Board Layout

Stencil Openings
Based on a stencil thickness
of .127mm (.005inch).



4210356-2/C 07/11



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- Publication IPC-7351 is recommended for alternate designs.
- Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

MECHANICAL DATA

YZP (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY



D: Max = 1.418 mm, Min = 1.358 mm
E: Max = 0.918 mm, Min = 0.858 mm

4204741-3/M 11/13

NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Communitye2e.ti.com