## **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

<u>Fairchild Semiconductor</u> <u>DM74S373N</u>

For any questions, you can email us directly: <a href="mailto:sales@integrated-circuit.com">sales@integrated-circuit.com</a>



# DM74S373 • DM74S374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

#### **General Description**

These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the DM74S373 are transparent D-type latches meaning that while the enable (G) is HIGH the Q outputs will follow the data (D) inputs. When the enable is taken LOW the output will be latched at the level of the data that was set up.

The eight flip-flops of the DM74S374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs.

Schmitt-trigger buffered inputs at the enable/clock lines simplify system design as ac and dc noise rejection is improved by typically 400 mV due to the input hysteresis. A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are OFF

#### **Features**


- Choice of 8 latches or 8 D-type flip-flops in a single package
- 3-STATE bus-driving outputs
- Full parallel-access for loading
- Buffered control inputs
- P-N-P input reduce D-C loading on data lines


#### **Ordering Code:**

Order Number	Package Number	Package Description
DM74S373WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74S373N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
DM74S374WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74S374N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Connection Diagrams**





DM74S374N

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

DM74S373 • DM74S374

#### **Truth Tables**

#### DM74S373

Output	Enable	D	Output
Control	G		
L	Н	Н	Н
L	Н	L	L
L	L	Χ	$Q_0$
Н	Х	Χ	Z


DM74S374							
Output Control	Clock	D	Output				
L	1	Н	Н				
L	1	L	L				
L	L	Χ	$Q_0$				
Н	Х	Χ	Z				

- H = HIGH Level (Steady State)


- $$\begin{split} & \text{H} = \text{HIGH Level (steady State)} \\ & = \text{LOW Level (Steady State)} \\ & \text{X} = \text{Don't Care} \\ & \text{Z} = \text{High Impedance State} \\ & \uparrow = \text{Transition from LOW-to-HIGH level,} \\ & \text{Q}_0 = \text{The level of the output before steady-state input conditions were} \end{split}$$
  established.

#### **Logic Diagrams**

74S373



74S374



# **Distributor of Fairchild Semiconductor: Excellent Integrated System Limited**Datasheet of DM74S373N - IC LATCH OCT D 20-DIP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### **Absolute Maximum Ratings**(Note 1)

Supply Voltage 7V Input Voltage 5.5V Operating Free Air Temperature Range  $0^{\circ}$ C to +70 $^{\circ}$ C Storage Temperature Range  $-65^{\circ}$ C to +150 $^{\circ}$ C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

#### **DM74S373 Recommended Operating Conditions**

Symbol	Parameter		Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage		4.75	5	5.25	V
V <sub>IH</sub>	HIGH Level Input Voltage		2			V
V <sub>IL</sub>	LOW Level Input Voltage				0.8	V
I <sub>OH</sub>	HIGH Level Output Current				-6.5	mA
I <sub>OL</sub>	LOW Level Output Current				20	mA
t <sub>W</sub>	Pulse Width (Note 2)	nable HIGH	6			ns
	E	nable LOW	7.3			115
t <sub>W</sub>	Pulse Width (Note 3) E	nable HIGH	15			ns
	E	nable LOW	15			ns
t <sub>SU</sub>	Data Setup Time (Note 4)(Note 5)		0↓			ns
t <sub>H</sub>	Data Hold Time (Note 4)(Note 5)		10↓			ns
T <sub>A</sub>	Free Air Operating Temperature		0		70	°C

Note 2:  $C_L = 15$  pF,  $R_L = 280\Omega$ ,  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

Note 3:  $C_L$  = 50 pF and  $R_L$  = 280  $\!\Omega,\,T_A$  = 25  $^{\circ}C$  and  $V_{CC}$  = 5  $\!V.$ 

Note 4: The symbol  $(\downarrow)$  indicates the falling edge of the clock pulse is used for reference.

Note 5:  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

#### **DM74S373 Electrical Characteristics**

over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 6)	Max	Units
VI	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = -18 mA				-1.2	V
V <sub>OH</sub>	HIGH Level	V <sub>CC</sub> = Min, I <sub>OH</sub> =	= Max	2.4	3.2		V
	Output Voltage	$V_{IL} = Max, V_{IH} =$	Min	2.4	3.2		V
V <sub>OL</sub>	LOW Level	V <sub>CC</sub> = Min, I <sub>OL</sub> =	Max			0.5	V
	Output Voltage	$V_{IH}=Min,\;V_{IL}=$	Max			0.5	V
I	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
I <sub>IH</sub>	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$				50	μΑ
I <sub>IL</sub>	LOW Level Input Current	$V_{CC} = Max, V_I = 0.5V$				-250	μΑ
I <sub>OZH</sub>	Off-State Output Current with	V <sub>CC</sub> = Max, V <sub>O</sub> =	= 2.4V			50	μА
	HIGH Level Output Voltage Applied	$V_{IH} = Min, \ V_{IL} =$	Max			50	μА
I <sub>OZL</sub>	Off-State Output Current with	V <sub>CC</sub> = Max, V <sub>O</sub> =	= 0.5V			-50	μА
	LOW Level Output Voltage Applied	$V_{IH}=Min,\;V_{IL}=$	Max			-30	μΑ
Ios	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 7)		-40		-100	mA
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max	Outputs HIGH or LOW		105	160	mA
			Outputs Disabled			190	IIIA

Note 6: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

Note 7: Not more than one output should be shorted at a time, and the duration should not exceed one second.

### Distributor of Fairchild Semiconductor: Excellent Integrated System Limited

Datasheet of DM74S373N - IC LATCH OCT D 20-DIP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# DM74S373 • DM74S374

#### **DM74S373 Switching Characteristics**

at  $V_{CC} = 5V$  and  $T_A = 25^{\circ}C$ 

			$R_L = 280\Omega$				
Symbol	Parameter	From (Input)	From (Input) C <sub>L</sub> = 15		5 pF C <sub>L</sub> = 50		Units
		To (Output)	Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay Time	Data to Any Q		12		14	ns
	LOW-to-HIGH Level Output	Data to 7th y Q		12			110
t <sub>PHL</sub>	Propagation Delay Time	Data to Any Q		12		16	ns
	HIGH-to-LOW Level Output	Data to Arry Q		12		10	115
t <sub>PLH</sub>	Propagation Delay Time	Enable to Any Q		14		14	ns
	LOW-to-HIGH Level Output	Litable to Arry Q	14		14		115
t <sub>PHL</sub>	Propagation Delay Time	Enable to Any Q		18		21	ns
	HIGH-to-LOW Level Output	Litable to Arry Q		10		21	113
t <sub>PZH</sub>	Enable Time to	Output Control to Any Q		15		17	ns
	HIGH Level Output	Odiput Control to Arry Q		15		.,	113
t <sub>PZL</sub>	Output Enable Time to	Output Control to Any Q		18		23	ns
	LOW Level Output	Odiput Control to Arry Q	10			25	113
t <sub>PHZ</sub>	Output Disable Time to	Output Control to Any Q		9			ns
	HIGH Level Output (Note 8)	Odiput Contion to Arry Q		9			115
t <sub>PLZ</sub>	Output Disable Time to	Output Control to Any Q		12			ns
	LOW Level Output (Note 8)	Output Control to Arry Q		12			115

**Note 8:** C<sub>L</sub> = 5 pF

#### **DM74S374 Recommended Operating Conditions**

Symbol	Parameter		Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage		4.75	5	5.25	V
V <sub>IH</sub>	HIGH Level Input Vo	ltage				V
V <sub>IL</sub>	LOW Level Input Vo	Itage			0.8	V
I <sub>OH</sub>	HIGH Level Output	Current			-6.5	mA
I <sub>OL</sub>	LOW Level Output Current				20	mA
f <sub>CLK</sub>	Clock Frequency (Note 9)		0		75	MHz
f <sub>CLK</sub>	Clock Frequency (Note 10)		0		75	MHz
t <sub>W</sub>	Pulse Width	Clock HIGH	6			
	(Note 9)	Clock LOW	7.3			ns
	Pulse Width	Clock HIGH	15			115
	(Note 10)	Clock LOW	15			İ
t <sub>SU</sub>	Data Setup Time (Note 11)(Note 12)		5↑			ns
t <sub>H</sub>	Data Hold Time (No	te 11)(Note 12)	2↑			ns
T <sub>Δ</sub>	Free Air Operating 7	emperature	0		70	°C

Note 9:  $C_L = 15$  pF,  $R_L = 280\Omega$ ,  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

Note 10:  $C_L = 50$  pF,  $R_L = 280\Omega$ ,  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

Note 11: The symbol  $(\hat{\ })$  indicates the rising edge of the clock pulse is used for reference.

Note 12:  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

#### **DM74S374 Electrical Characteristics**

over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 13)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18$	s mA			-1.2	V
V <sub>OH</sub>	HIGH Level	$V_{CC} = Min, I_{OH} = N$	1ax	2.4	3.2		V
	Output Voltage	$V_{IL} = Max, V_{IH} = M$	in	2.4	3.2		v
V <sub>OL</sub>	LOW Level	$V_{CC} = Min, I_{OL} = M$	lax			0.5	V
	Output Voltage	$V_{IH} = Min, V_{IL} = Ma$	ax			0.5	V
I	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
I <sub>H</sub>	HIGH Level Input Current	V <sub>CC</sub> = Max, V <sub>I</sub> = 2.7V				50	μΑ
I <sub>IL</sub>	LOW Level Input Current	$V_{CC} = Max, V_I = 0.5V$				-250	μΑ
I <sub>OZH</sub>	Off-State Output Current with	$V_{CC} = Max, V_O = 2$	.4V			50	μΑ
	HIGH Level Output Voltage Applied	$V_{IH} = Min, V_{IL} = Ma$	ax				
I <sub>OZL</sub>	Off-State Output Current with	$V_{CC} = Max, V_O = 0$	.5V			50	A
	LOW Level Output Voltage Applied	$V_{IH} = Min, V_{IL} = Ma$	ax			-50	μΑ
Ios	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 1	4)	-40		-100	mA
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max	Outputs HIGH			110	
			Outputs LOW		90	140	mA
			Outputs Disabled			160	

Note 13: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .


Note 14: Not more than one output should be shorted at a time, and the duration should not exceed one second.


#### **DM74S374 Switching Characteristics**

at  $V_{CC} = 5V$  and  $T_A = 25^{\circ}C$ 

	Parameter						
Symbol		From (Input)	C <sub>L</sub> = 15 pF		C <sub>L</sub> = 50 pF		Units
		To (Output)	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency			75		75	MHz
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	Clock to Any Q		15		15	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	Clock to Any Q		17		20	ns
t <sub>PZH</sub>	Output Enable Time to HIGH Level Output	Output Control to Any Q		15		17	ns
t <sub>PZL</sub>	Output Enable Time to LOW Level Output	Output Control to Any Q		18		23	ns
t <sub>PHZ</sub>	Output Disable Time from HIGH Level Output (Note 15)	Output Control to Any Q		9			ns
t <sub>PLZ</sub>	Output Disable Time from LOW Level Output (Note 15)	Output Control to Any Q		12			ns

**Note 15:** C<sub>L</sub> = 5 pF





20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com