Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor FDN339AN

For any questions, you can email us directly: sales@integrated-circuit.com



Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



November 1999

FDN339AN

N-Channel 2.5V Specified PowerTrench® MOSFET

General Description

This N-Channel 2.5V specified MOSFET is produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain low gate charge for superior switching performance.

Applications


- DC/DC converter
- Load switch


Features

• 3 A, 20 V.
$$R_{DS(ON)} = 0.035~\Omega~@~V_{GS} = 4.5~V$$

$$R_{DS(ON)} = 0.050~\Omega~@~V_{GS} = 2.5~V.$$

- Low gate charge (7nC typical).
- \bullet High performance trench technology for extremely low $\mathbf{R}_{\scriptscriptstyle \mathrm{DS(ON)}}.$
- High power and current handling capability.





Absolute Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter		Ratings	Units	
V _{DSS}	Drain-Source Voltage		20	V	
V _{GSS}	Gate-Source Voltage		±8	V	
I _D	Drain Current - Continuous	(Note 1a)	3	А	
	- Pulsed		20		
P _D	Power Dissipation for Single Operation	(Note 1a)	0.5	W	
		(Note 1b)	0.46		
T _J , T _{stg}	Operating and Storage Junction Temperature Range		-55 to +150	°C	

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	250	°C/W
R _{θJC}	Thermal Resistance, Junction-to-Case	(Note 1)	75	°C/W

Package Outlines and Ordering Information

_	Device Marking	Device	Reel Size	Tape Width	Quantity	
	339	FDN339AN	7"	8mm	3000 units	



Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	racteristics			!		•
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$				V
<u>ΔBV_{DSS}</u> ΔΤ _J	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A,Referenced to 25°C		14		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 16 V, V _{GS} = 0 V			1	μΑ
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 8 V, V _{DS} = 0 V			100	nA
I_{GSSR}	Gate-Body Leakage Current, Reverse	$V_{GS} = -8 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
On Char	racteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	0.4	0.85	1.5	V
$\Delta V_{GS(th)} \over \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \mu A$, Referenced to 25°C		-3		mV/°C
R _{DS(on)}	Static Drain-Source On-Resistance	$V_{GS} = 4.5 \text{ V}, I_D = 3 \text{ A}$ $V_{GS} = 4.5 \text{ V}, I_D = 3 \text{ A}, T_J=125^{\circ}\text{C}$ $V_{GS} = 2.5 \text{ V}, I_D = 2.4 \text{ A}$		0.029 0.040 0.039	0.035 0.061 0.050	Ω
I _{D(on)}	On-State Drain Current	V _{GS} = 4.5 V, V _{DS} = 5 V				Α
g FS	Forward Transconductance	V _{DS} = 5 V, I _D = 3 A		11		S
Dvnamio	Characteristics		•		•	
C _{iss}	Input Capacitance	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V},$		700		pF
	Outsut Casasitanas	f = 1.0 MHz		175		
Coss	Output Capacitance			175		l pF
C _{oss}	Reverse Transfer Capacitance			85		pF pF
C _{rss}	Reverse Transfer Capacitance					
C _{rss}	<u>'</u>	V _{DD} = 10 V, I _D = 1 A,			16	
Crss Switchir t _{d(on)}	Reverse Transfer Capacitance ng Characteristics (Note 2)	$V_{DD} = 10 \text{ V}, I_{D} = 1 \text{ A},$ $V_{GS} = 4.5 \text{ V}, R_{GEN} = 6 \Omega$		85	16 18	pF
Crss Switchir t _{d(on)}	Reverse Transfer Capacitance ng Characteristics (Note 2) Turn-On Delay Time			85		pF ns
$\begin{aligned} &C_{rss}\\ &\textbf{Switchir}\\ &t_{d(on)}\\ &t_{r}\\ &t_{d(off)} \end{aligned}$	Reverse Transfer Capacitance ng Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time			85 8 10	18	pF ns ns
	Reverse Transfer Capacitance ng Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time			85 8 10 18	18 29	ns ns ns
	Reverse Transfer Capacitance ng Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time	V_{GS} = 4.5 V, R_{GEN} = 6 Ω		85 8 10 18 5	18 29 10	ns ns ns
$\begin{aligned} & C_{rss} \\ & \textbf{Switchir} \\ & t_{d(on)} \\ & t_r \\ & t_{d(off)} \\ & t_f \\ & Q_g \end{aligned}$	Reverse Transfer Capacitance ng Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge	$V_{GS} = 4.5 \text{ V}, R_{GEN} = 6 \Omega$ $V_{DS} = 10 \text{ V}, I_D = 3 \text{ A},$		85 8 10 18 5 7	18 29 10	ns ns ns ns
$\begin{aligned} & C_{rss} \\ & \textbf{Switchir} \\ & t_{d(on)} \\ & t_r \\ & t_{d(off)} \\ & t_f \\ & Q_g \\ & Q_{gs} \\ & Q_{gd} \end{aligned}$	Reverse Transfer Capacitance ng Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{GS} = 4.5 \text{ V}, R_{GEN} = 6 \Omega$ $V_{DS} = 10 \text{ V}, I_{D} = 3 \text{ A},$ $V_{GS} = 4.5 \text{ V}$		85 8 10 18 5 7 1.2	18 29 10	ns ns ns nc nC
$\begin{aligned} & C_{rss} \\ & \textbf{Switchir} \\ & t_{d(on)} \\ & t_r \\ & t_{d(off)} \\ & t_f \\ & Q_g \\ & Q_{gs} \\ & Q_{gd} \end{aligned}$	Reverse Transfer Capacitance ng Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge	V_{GS} = 4.5 V, R_{GEN} = 6 Ω V_{DS} = 10 V, I_D = 3 A, V_{GS} = 4.5 V		85 8 10 18 5 7 1.2	18 29 10	ns ns ns ns nc

^{1:} R_{eJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{eJC} is guaranteed by design while R_{eCA} is determined by the user's board design.



a) 250°C/W when mounted on a 0.02 in² Pad of 2 oz. Cu.



b) 270°C/W on a minimum mounting pad of 2 oz. Cu.

Scale 1 : 1 on letter size paper

2: Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2.0%








Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.






Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.












Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient themal response will change depending on the circuit board design.



Distributor of Fairchild Semiconductor: Excellent Integrated System Limited Datasheet of FDN339AN - MOSFET N-CH 20V 3A SSOT3

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

FACTTM QFETTM FACT Quiet SeriesTM QSTM

FAST[®] Quiet Series[™]
FASTr[™] SuperSOT[™]-3
GTO[™] SuperSOT[™]-6

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the

A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.