Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor 74LVX02MTC

For any questions, you can email us directly: sales@integrated-circuit.com





February 2008

74LVX02 Low Voltage Quad 2-Input NOR Gate

Features

■ Input voltage level translation from 5V to 3V

- Ideal for low power/low noise 3.3V applications
- Guaranteed simultaneous switching noise level and dynamic threshold performance

General Description


The LVX02 contains four 2-input NOR gates. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems.

Ordering Information

Order Number	Package Number	Package Description
74LVX02M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74LVX02SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVX02MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide


Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.

Connection Diagram



All packages are lead free per JEDEC: J-STD-020B standard.

Logic Symbol



Pin Description

Pin Names	Description
A _n , B _n	Inputs
\overline{O}_n	Outputs



Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	-0.5V to +7.0V
I _{IK}	DC Input Diode Current, V _I = -0.5V	–20mA
V _I	DC Input Voltage	–0.5V to 7V
I _{OK}	DC Output Diode Current	
	$V_{O} = -0.5V$	–20mA
	$V_{O} = V_{CC} + 0.5V$	+20mA
Vo	DC Output Voltage	-0.5V to V _{CC} + 0.5V
Io	DC Output Source or Sink Current	±25mA
I _{CC} or I _{GND}	DC V _{CC} or Ground Current	±50mA
T _{STG}	Storage Temperature	–65°C to +150°C
Р	Power Dissipation	180mW

Recommended Operating Conditions⁽¹⁾

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	2.0V to 3.6V
V _I	Input Voltage	0V to 5.5V
Vo	Output Voltage	0V to V _{CC}
T _A	Operating Temperature	-40°C to +85°C
Δt / ΔV	Input Rise and Fall Time	0ns/V to 100ns/V

Note:

1. Unused inputs must be held HIGH or LOW. They may not float.



DC Electrical Characteristics

				T	_{\(\)} = +2 5	°C		40°C to 5°C	
Symbol	Parameter	V _{cc}	Conditions	Min.	Тур.	Max.	Min.	Max.	Units
V _{IH}	HIGH Level Input	2.0		1.5			1.5		V
	Voltage	3.0		2.0			2.0		
		3.6		2.4			2.4		
V_{IL}	LOW Level Input	2.0				0.5		0.5	V
	Voltage	3.0				8.0		0.8	
		3.6				8.0		0.8	
V _{OH}	HIGH Level Output Voltage	2.0	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OH} = -50\mu\text{A}$	1.9	2.0		1.9		V
		3.0	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OH} = -50\mu\text{A}$	2.9	3.0		2.9		
			$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OH} = -4\text{mA}$	2.58			2.48		
V _{OL}	LOW Level Output Voltage	2.0	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OL} = 50 \mu A$		0.0	0.1		0.1	V
		3.0	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OL} = 50 \mu A$		0.0	0.1		0.1	
			$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OL} = 4\text{mA}$			0.36		0.44	
I _{IN}	Input Leakage Current	3.6	V _{IN} = 5.5V or GND			±0.1		±1.0	μA
I _{CC}	Quiescent Supply Current	3.6	$V_{IN} = V_{CC}$ or GND			2.0		20.0	μA

Noise Characteristics⁽²⁾

				$T_A = 25^{\circ}C$		
Symbol	Parameter	V _{CC} (V)	C _L (pF)	Тур.	Limit	Units
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3	50	0.3	0.5	V
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3	50	-0.3	-0.5	V
V _{IHD}	Minimum HIGH Level Dynamic Input Voltage	3.3	50		2.0	V
V _{ILD}	Maximum LOW Level Dynamic Input Voltage	3.3	50		0.8	V

Note:

2. Input $t_r = t_f = 3ns$

AC Electrical Characteristics

				T,	₄ = +25°	°C	T _A = -4	0°C to 5°C	
Symbol	Parameter	V _{CC} (\	/) C _L (pF)	Min.	Тур.	Max.	Min.	Max.	Units
t _{PLH} , t _{PHL}	Propagation Delay Time	2.7	15		5.9	10.7	1.0	13.5	ns
			50		8.4	14.2	1.0	17.0	
		3.3 ± 0	.3 15		4.5	6.6	1.0	8.0	
			50		7.0	10.1	1.0	11.5	
t _{OSLH} , t _{OSHL}	Output to Output Skew ⁽³⁾	2.7	50			1.5		1.5	ns
		3.3				1.5		1.5	

Note:

3. Parameter guaranteed by design $t_{OSLH} = |t_{PLHm} - t_{PLHn}|$, $t_{OSHL} = |t_{PHLm} - t_{PHLn}|$

Capacitance

				T _A = +25°	С	T _A = -4	10°C to 5°C	
	Symbol	Parameter	Min.	Тур.	Max.	Min.	Max.	Units
	C _{IN}	Input Capacitance		4	10		10	pF
I	C _{PD}	Power Dissipation Capacitance ⁽⁴⁾		15				pF


Note:


4. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.


Average operating current can be obtained by the equation: $I_{CC(opr.)} = \frac{C_{PD} \times V_{CC} \times f_{IN} \times I_{CC}}{4 \text{ (per Gate)}}$



Physical Dimensions







A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AB, ISSUE C,

NOTES: UNLESS OTHERWISE SPECIFIED

- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS.
- D) LANDPATTERN STANDARD: SOIC127P600X145-14M
- E) DRAWING CONFORMS TO ASME Y14.5M-1994
- DRAWING FILE NAME: M14AREV13

Figure 1. 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/packaging/

Physical Dimensions (Continued) 10.2±0.1 -A-1.1 TYP 114 8 8 9 5.01 TYP 5.3 ± 0.1 9.27 TYP 7.8 -В 3.9 (2.13 TYP) △ 0.2 C B A ALL LEAD TIPS PIN #1 IDENT. 1.27 TYP 0.6 TYP LAND PATTERN RECOMMENDATION ALL LEAD TIPS SEE DETAIL A 1.8±0.1 2.1 MAX. △ 0.1 C -C-0.15±0.05 0.15 - 0.251.27 TYP 0.35 - 0.51⊕ 0.12M C A DIMENSIONS ARE IN MILLIMETERS GAGE PLANE 0.25 NOTES: 0°-8° TYP

M14DREVC

A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.

Figure 2. 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

 0.60 ± 0.15

1.25

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/ SEATING PLANE

DETAIL A






Figure 3. 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/



Distributor of Fairchild Semiconductor: Excellent Integrated System Limited

Datasheet of 74LVX02MTC - IC GATE NOR 4CH 2-INP 14-TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



SupreMOS™

SYSTEM®

GENERAL
The Power Franchise®

SyncFET™

pwer

TinyBoost™

TinyBuck™

TinyLogic[®]

TINYOPTO™

TinyPower™

TinyPWM™

TinyWire™

μSerDes™

UniFET™

VCX™

Ultra FRFET™

UHC®

TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

ACFx[®] **FPSTM** PDP-SPM™ FRFET® Power220® Build it Now™ POWEREDGE® Global Power Resource[™] CorePLUS™ Green FPS™ Power-SPM™ CROSSVOLTTM PowerTrench® $\mathsf{CTL^{\mathsf{TM}}}$ Green FPS™e-Series™ Current Transfer Logic™ GTO™ Programmable Active Droop™ EcoSPARK[®] QFET[®] i-Lo™ EZSWITCH™ * QSTM IntelliMAX™ QT Optoelectronics™ ISOPLANAR™ Quiet Series™ MegaBuck™ RapidConfigure™ MICROCOUPLER™ SMART START™ Fairchild[®] MicroFFT™ SPM® Fairchild Semiconductor® MicroPak™ STEALTH™ MillerDrive™ FACT Quiet Series™ SuperFET™ Motion-SPM™ FACT FAST[®] OPTOLOGIC® SuperSOT™3

OPTOPLANAR®

* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

SuperSOT™6

SuperSOT™-8

DISCLAIMER

FastvCore™

FlashWriter®

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification		Definition
		This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary First Production		This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed Full Production		This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. I33