

## **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor 74ACT18825SSC

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>



**Distributor of Fairchild Semiconductor: Excellent Integrated System Limited** Datasheet of 74ACT18825SSC - IC BUFF DVR TRI-ST 18BIT 56SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### FAIRCHILD

SEMICONDUCTOR

August 1999 Revised October 1999

### 74ACT18825 18-Bit Buffer/Line Driver with 3-STATE Outputs

#### **General Description**

The ACT18825 contains eighteen non-inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is byte controlled. Each byte has separate 3-STATE control inputs which can be shorted together for full 18-bit operation.


#### Features

- Broadside pinout allows for easy board layout
- Separate control logic for each byte
- Extra data width for wider address/data paths or buses
- carrying parity
- Outputs source/sink 24 mA
- TTL-compatible inputs

#### **Ordering Code:**

Order Number	Package Number	Package Description					
74ACT18825SSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide	1				
74ACT18825MTD MTD56 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide							
Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.							

#### Logic Symbol



#### **Pin Descriptions**

Pin Names	Description
OEn	Output Enable Input (Active LOW)
I <sub>0</sub> —I <sub>17</sub>	Inputs
O <sub>0</sub> -O <sub>17</sub>	Outputs

Connection Diagram					
	1 0 5				
	2 5				
o <sub>0</sub> — o <sub>1</sub> —	3 5	, v			
	4 5				
0 <sub>2</sub> —	5 5				
	6 5	-			
o <sub>3</sub> —	7 5				
v <sub>cc</sub> — o <sub>4</sub> —	8 4				
0 <sub>5</sub> —	9 4				
° <sub>5</sub> —	10 4				
GND -	11 4	v			
07 -	12 4				
0 <sub>8</sub> —	13 4	'			
GND -	14 4	°			
GND -	15 4:				
o <sub>9</sub> —	16 4				
0 <sub>10</sub> —	17 4				
GND -	18 3				
0 <sub>11</sub> —	19 3:				
0 <sub>12</sub> —	20 3				
0 <sub>13</sub> —	21 3	6 - I <sub>13</sub>			
v <sub>cc</sub> —	22 3	5 - V <sub>CC</sub>			
0 <sub>14</sub> —	23 3-	4 - 114			
0 <sub>15</sub> —	24 3	3 - I <sub>15</sub>			
GND -	25 3	2 GND			
0 <sub>16</sub> —	26 3				
0 <sub>17</sub> —	27 3				
OE4 -	28 2				

FACT™, FACT Quiet Series™ and GTO™ are trademarks of Fairchild Semiconductor Corporation.

© 1999 Fairchild Semiconductor Corporation DS0500292



# 74ACT18825

#### **Functional Description**

The ACT18825 contains eighteen non-inverting buffers with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independently of the other. The control pins may be shorted together to obtain full 8-bit operation. The 3-STATE outputs are controlled by an Output Enable  $(\overline{\text{OE}}_n)$  input for each byte. When  $\overline{OE}_n$  is LOW, the outputs are in 2-state mode. When  $\overline{\text{OE}}_n$  is HIGH, the outputs are in the high impedance mode, but this does not interfere with entering new data into the inputs.


#### **Truth Table**

Inputs						Out	puts	
Byte <sup>-</sup>	Byte 1 (0:8) Byte 2 (8:17)						0 0	
OE <sub>1</sub>	$\overline{OE}_2$	OE <sub>3</sub>	$\overline{OE}_4$	I0-I8	19 <sup>-1</sup> 17	00-08	0 <sub>9</sub> –0 <sub>17</sub>	
L	L	L	L	Н	Н	Н	н	
н	Х	L	L	Х	L	Z	L	
Х	н	L	L	х	н	Z	н	
L	L	н	Х	L	Х	L	Z	
L	L	Х	н	н	Х	н	Z	
н	н	н	н	х	Х	Z	z	
L	L	L	L	L	L	L	L	

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial Z = HIGH Impedance

#### Logic Diagram





**Distributor of Fairchild Semiconductor: Excellent Integrated System Limited** Datasheet of 74ACT18825SSC - IC BUFF DVR TRI-ST 18BIT 56SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Diode Current (I <sub>IK</sub> )	
$V_{I} = -0.5V$	–20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Output Diode Current (I <sub>OK</sub> )	
$V_{O} = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V <sub>O</sub> )	–0.5V to $V_{CC}^{} + 0.5V$
DC Output Source/Sink Current (I <sub>O</sub> )	±50 mA
DC V <sub>CC</sub> or Ground Current	
Per Output Pin	±50 mA
Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$

## Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )	4.5V to 5.5V
Input Voltage (V <sub>I</sub> )	0V to V <sub>CC</sub>
Output Voltage (V <sub>O</sub> )	0V to V <sub>CC</sub>
Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ( $\Delta V \Delta t$ )	125 mV/ns
V <sub>IN</sub> from 0.8V to 2.0V	
V <sub>CC</sub> @ 4.5V, 5.5V	

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

#### **DC Electrical Characteristics**

Symbol	Parameter	Vcc	T <sub>A</sub> = +25°C		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions	
Symbol	Farameter	(V)	Тур	Gu	aranteed Limits	Units	Conditions	
VIH	Minimum HIGH	4.5	1.5	2.0	2.0	V	V <sub>OUT</sub> = 0.1V	
	Input Voltage	5.5	1.5	2.0	2.0	v	or V <sub>CC</sub> –0.1V	
V <sub>IL</sub>	Maximum LOW	4.5	1.5	0.8	0.8	V	V <sub>OUT</sub> = 0.1V	
	Input Voltage	5.5	1.5	0.8	0.8	v	or V <sub>CC</sub> –0.1V	
V <sub>OH</sub>	Minimum HIGH	4.5	4.49	4.4	4.4	v	I <sub>OUT</sub> = -50 μA	
	Output Voltage	5.5	5.49	5.4	5.4	v	1 <sub>OUT</sub> = -30 μA	
	-						$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5		3.86	3.76	V	I <sub>OH</sub> = -24 mA	
		5.5		4.86	4.76		I <sub>OH</sub> = -24 mA (Note 2)	
V <sub>OL</sub>	Maximum LOW	4.5	0.001	0.1	0.1	v	I <sub>OUT</sub> = 50 μA	
	Output Voltage	5.5	0.001	0.1	0.1	v	100T = 30 mA	
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$	
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 2)	
I <sub>OZ</sub>	Maximum 3-STATE	5.5		±0.5	±5.0	μA	$V_{I} = V_{IL}, V_{IH}$	
	Leakage Current	5.5		10.5	10.0	μΑ	$V_{O} = V_{CC}, GND$	
I <sub>IN</sub>	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	$V_I = V_{CC}, GND$	
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$	
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5		8.0	80.0	μΑ	$V_{IN} = V_{CC}$ or GND	
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max	
IOHD	Output Current (Note 3)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min	

Note 2: All outputs loaded; thresholds associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

# 74ACT18825



8825	AC Electri				
4ACT1	Symbol				
2	t <sub>PHL</sub>	Propa			

#### ical Characteristics

Symbol	Parameter	V <sub>CC</sub> (V)	$T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units
		(Note 4)	Min	Тур	Max	Min	Max	
t <sub>PHL</sub>	Propagation Delay	5.0	2.0	5.3	8.4	2.0	9.0	ns
t <sub>PLH</sub>	Data to Output		2.0	5.6	8.7	2.0	9.2	
t <sub>PZL</sub>	Output Enable	5.0	2.0	6.3	9.6	2.0	10.3	ns
t <sub>PZH</sub>	Time	5.0	2.0	6.5	9.7	2.0	10.4	
t <sub>PLZ</sub>	Output Disable	5.0	1.5	4.5	7.3	1.5	7.6	
t <sub>PHZ</sub>	Time	5.0	1.5	5.1	8.5	1.5	8.8	ns

#### Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Pin Capacitance	4.5	pF	$V_{CC} = 5.0V$
C <sub>PD</sub>	Power Dissipation Capacitance	95	pF	$V_{CC} = 5.0V$



