

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor 74VCX16501MTD

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>



Distributor of Fairchild Semiconductor: Excellent Integrated System Limited Datasheet of 74VCX16501MTD - TXRX 18BIT UNIV BUS LV 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



SEMICONDUCTOR

March 1998 **Revised October 2004** 74VCX16501 Low Voltage 18-Bit Universal

Bus

74VCX16501 Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs

General Description

The VCX16501 is an 18-bit universal bus transceiver which combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the LOW-to-HIGH transition of CLKAB. When OEAB is HIGH, the outputs are active. When OEAB is LOW, the outputs are in a highimpedance state.

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active HIGH and OEBA is active LOW).

- **Features**
- 1.4V to 3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- t_{PD} (A to B, B to A)
 - 2.9 ns max for 3.0V to 3.6V V_{CC}
- Power-down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- Static Drive (I_{OH}/I_{OL}) ±24 mA @ 3.0V V_{CC}
- Uses patented noise/EMI reduction circuitry
- Latchup performance exceeds 300 mA
- ESD performance: Human body model > 2000V
 - Machine model >200V

Ordering Code:

OEBA, LEBA, and plementary (OEAI LOW). The VCX16501 is V _{CC} applications w The VCX16501 is	d CLKBA. The outp B is active HIGH a designed for low vo vith I/O capability up s fabricated with a eve high speed oper ver dissipation.	to A to B but uses and OEBA is active oltage (1.4V to 3.6V) to 3.6V. In advanced CMOS ation while maintain-	Human body model > 2000V Machine model >200V Note 1: To ensure the high-impedance state during power up or power down, \overline{OEBA} should be tied to V _{CC} through a pull-up resistor and OEAB should be tied to GND through a pull-down resistor; the minimum value of the resistors is determined by the current-sourcing capability of the driver.	Iransceivers with 3.6V
Order Number	Package Number		Package Description	
74VCX16501MTD	MTD56	56-Lead Thin Shrink S y by appending the suffix lette	mall Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide	o
				Iolerant Inputs and Outputs



74VCX16501

Connection I	Connection Diagram				
$\begin{array}{c} \text{OEAB} & - \\ \text{LEAB} & - \\ \text{A}_1 & - \\ \text{GND} & - \\ \text{A}_2 & - \\ \text{A}_3 & - \\ \text{A}_5 & - \\ \text{A}_7 & - \\ \text{A}_7 & - \\ \text{A}_8 & - \\ \text{A}_7 & - \\ \text{A}_8 & - \\ \text{A}_7 & - \\ \text{A}_8 & - \\ \text{A}_1 & $	Diagram	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	KAE ID C ID 1 2 ID 3		
A ₁₃ - A ₁₄ - A ₁₅ - V _{CC} - A ₁₆ - GND - <u>A₁₈ - CEBA</u> - LEBA -		$\begin{array}{cccccccccccccccccccccccccccccccccccc$	4 5 6 7 ID 8 KBA		

Pin Descriptions

Pin Names	Description
OEAB	Output Enable Input for A to B Direction (Active HIGH)
OEBA	Output Enable Input for B to A Direction (Active LOW)
LEAB, LEBA	Latch Enable Inputs
CLKAB, CLKBA	Clock Inputs
A ₁ -A ₁₈	Side A Inputs or 3-STATE Outputs
B ₁ -B ₁₈	Side B Inputs or 3-STATE Outputs

Function Table (Note 2)

	Inputs			Outputs
OEAB	OEAB LEAB CLKAB A _n		A _n	B _n
L	Х	х	Х	Z
н	н	х	L	L
н	н	х	н	н
н	L	\uparrow	L	L
н	L	\uparrow	н	н
н	L	н	х	B ₀ (Note 3)
н	L	L	х	B ₀ (Note 4)

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial (HIGH or LOW, inputs may not float) Z = High Impedance


Note 2: A-to-B data flow is shown; B-to-A flow is similar but uses $\overline{\text{OEBA}}$, LEBA and CLKBA. $\overline{\text{OEBA}}$ is active LOW.

Note 3: Output level before the indicated steady-state input conditions were established.

Note 4: Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.

www.fairchildsemi.c	om







74VCX16501

Absolute Maximum	Ratings(Note 5)
------------------	-----------------

Supply Voltage (V _{CC})	-0.5V to +4.6V
DC Input Voltage (V _I)	-0.5V to +4.6V
Output Voltage (V _O)	
Outputs 3-STATED	-0.5V to +4.6V
Outputs Active (Note 6)	–0.5 to $V_{CC}{+}0.5V$
DC Input Diode Current (I_{IK}) $V_I < 0V$	–50 mA
DC Output Diode Current (I _{OK})	
V _O < 0V	–50 mA
$V_{O} > V_{CC}$	+50 mA
DC Output Source/Sink Current	
(I _{OH} /I _{OL})	±50 mA
DC V _{CC} or Ground Current per	
Supply Pin (I _{CC} or Ground)	±100 mA
Storage Temperature Range (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$

Recommended Operating Conditions (Note 7)	g
Power Supply	
Operating	1.4V to 3.6V
Input Voltage	-0.3V to 3.6V
Output Voltage (V _O)	
Output in Active States	0V to V _{CC}
Output in 3-STATE	0.0V to 3.6V
Output Current in I _{OH} /I _{OL}	
$V_{CC} = 3.0V$ to 3.6V	±24 mA
$V_{CC} = 2.3V$ to 2.7V	±18 mA
$V_{CC} = 1.65V$ to 2.3V	±6 mA
$V_{CC} = 1.4V$ to 1.6V	±2 mA
Free Air Operating Temperature (T _A)	-40°C to +85°C
Minimum Input Edge Rate (Δt/ΔV)	
$V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$	10 ns/V
Note 5: The "Absolute Maximum Ratings" are those	values bevond which

Note 5: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 6: I_O Absolute Maximum Rating must be observed.

Note 7: Floating or unused pin (inputs or I/O's) must be held HIGH or LOW.

DC Electrical Characteristics	5
-------------------------------	---

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
VIH	HIGH Level Input Voltage		2.7 - 3.6	2.0		
			2.3 - 2.7	1.6		.,
			1.65 - 2.3	0.65 x V _{CC}		V
			1.4 - 1.6	0.65 x V _{CC}		
VIL	LOW Level Input Voltage		2.7 - 3.6		0.8	
			2.3 - 2.7		0.7	
			1.65 - 2.3		0.35 x V _{CC}	V
			1.4 - 1.6		0.35 x V _{CC}	
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	2.7 - 3.6	V _{CC} - 0.2		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		
		I _{OH} = -18 mA	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
		I _{OH} = -100 μA	2.3 - 2.7	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		v
		$I_{OH} = -12 \text{ mA}$	2.3	1.8		v
		I _{OH} = -18 mA	2.3	1.7		
		I _{OH} = -100 μA	1.65 - 2.3	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		
		I _{OH} = -100 μA	1.4 - 1.6	V _{CC} - 0.2		
		$I_{OH} = -12 \text{ mA}$	1.4	1.05		



Symbol	Parameter	Conditions	V _{cc} (V)	Min	Max	Units
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.7 - 3.6		0.2	
		I _{OL} = 12 mA	2.7		0.4	
		I _{OL} = 18 mA	3.0		0.4	
		I _{OL} = 24 mA	3.0		0.55	
		I _{OL} = 100 μA	2.3 - 2.7		0.2	
		I _{OL} = 12 mA	2.3		0.4	V
		I _{OL} = 18 mA	2.3		0.6	
		I _{OL} = 100 μA	1.65 - 2.3		0.2	
		$I_{OL} = 6 \text{ mA}$	1.65		0.3	
		I _{OL} = 100 μA	1.4 - 1.6		0.2	
		$I_{OL} = 2 \text{ mA}$	1.4		0.35	
l _l	Input Leakage Current	$0V \le V_I \le 3.6V$	1.4 - 3.6		±5.0	μΑ
I _{OZ}	3-STATE Output Leakage	$0V \le V_O \le 3.6V$	1.4 - 3.6		±10.0	μA
		$V_I = V_{IH} \text{ or } V_{IL}$	1.4 - 3.0		10.0	μΑ
I _{OFF}	Power Off Leakage Current	$0V \le (V_I, V_O) \le 3.6V$	0		10.0	μΑ
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	1.4 - 3.6		20.0	
		$V_{CC} \leq (V_I, V_O) \leq 3.6V$ (Note 8)	1.4 - 3.6		±20.0	μA
Δl _{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μA



	V _{CC}	T _A = -40°	C to +85°C		Figure				
Symbol	Parameter	Conditions	(V)	Min	Max	Units	Num		
f _{MAX}	Maximum Clock Frequency	C _L = 30 pF	3.3 ± 0.3	250					
			2.5 ± 0.2	200		MHz			
			1.8 ± 0.15	100		MHZ			
		C _L = 15 pF	1.5 ± 0.1	80.0					
t _{PHL}	Propagation Delay	$C_L = 30 \text{ pF}, \text{ R}_L = 500\Omega$	3.3 ± 0.3	0.6	2.9				
t _{PLH}			2.5 ± 0.2	0.8	3.5		Figu 1,		
			1.8 ± 0.15	1.5	7.0	ns	- ,		
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	14.0		Figu 7,		
t _{PHL}	Propagation Delay	$C_{L} = 15 \text{ pF}, R_{L} = 500\Omega$	3.3 ± 0.3	0.6	3.5				
t _{PLH}	Clock-to-Bus		2.5 ± 0.2	0.8	4.4		Figu		
			1.8 ± 0.15	1.5	8.8	ns	1,		
		$C_L = 15 \text{ pF}, \text{ R}_L = 500\Omega$	1.5 ± 0.1	1.0	17.6		Figu 7,		
t _{PHL}	Propagation Delay	$C_{L} = 30 \text{ pF}, R_{L} = 500\Omega$	3.3 ± 0.3	0.6	3.8		- ',		
t _{PLH}	LE-to-Bus		2.5 ± 0.2	0.8	4.9		Figure 1, 2		
1 211			1.8 ± 0.15	1.5	9.8	ns			
		$C_L = 15 \text{ pF}, \text{ R}_L = 500\Omega$	1.5 ± 0.1	1.0	19.6		Figu 7,		
t _{PZL}	Output Enable Time	$C_{L} = 30 \text{ pF}, R_{L} = 500\Omega$	3.3 ± 0.3	0.6	3.8				
t _{PZH}			2.5 ± 0.2	0.8	4.9		Figure 1, 3,		
			1.8 ± 0.15	1.5	9.8	ns	1, 0		
		$C_L = 15 \text{ pF}, \text{ R}_L = 2 k \Omega$	1.5 ± 0.1	1.0	19.6		Figu 7, 9		
t _{PLZ}	Output Disable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.8	3.7				
t _{PHZ}			2.5 ± 0.2	0.8	4.2		Figu 1, 3		
			1.8 ± 0.15	0.8	7.6	ns	., .		
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	15.2		Fig. 7, 9		
t _S	Setup Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	1.5					
			2.5 ± 0.2	1.5			Figu 1,		
			1.8 ± 0.15	2.5		ns	• • •		
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	3.0			Figu 6,		
t _H	Hold Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	1.0					
			2.5 ± 0.2	1.0			Figu 1,		
			1.8 ± 0.15	1.0		ns	.,		
		$C_L = 15 \text{ pF}, \text{ R}_L = 500 \Omega$	1.5 ± 0.1	2.0			Figu 6,		
t _W	Pulse Width	$C_{L} = 30 \text{ pF}, R_{L} = 500\Omega$	3.3 ± 0.3	1.5					
			2.5 ± 0.2	1.5			Figu 1,		
			1.8 ± 0.15	4.0		ns	1,		
		$C_L = 15 \text{ pF}, \text{ R}_L = 500 \Omega$	1.5 ± 0.1	4.0			Figu 5,		
t _{OSHL}	Output-to-Output Skew	$C_{L} = 30 \text{ pF}, R_{L} = 500\Omega$	3.3±0.3		0.5				
tOSLH	(Note 10)		2.5 ± 0.2		0.5				
-			1.8 ± 0.15		0.75	ns			
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1		1.5				

Note 10: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The

specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).



V_{CC}

(V)

1.8

2.5

3.3

1.8

2.5

3.3

1.8

2.5

3.3

 $T_A = +25^{\circ}C$

Typical

0.25

0.6

0.8

-0.25

-0.6

-0.8

1.5

1.9

2.2

Dynamic Switching Characteristics				
Symbol	Parameter	Conditions		
V _{OLP}	Quiet Output Dynamic Peak VOL	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$		

74V

C
x
<u> </u>
6
SI SI
0
→

Units

V

V

v

Capacitance

Quiet Output Dynamic Valley V_{OL}

Quiet Output Dynamic Valley VOH

VOLV

V_{OHV}

Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
CIN	Input Capacitance	$V_{CC} = 1.8V$, 2.5V, or 3.3V, $V_{I} = 0V$ or V_{CC}	6.0	pF
C _{I/O}	Output Capacitance	V_{I} = 0V, or $V_{CC}, \ V_{CC}$ = 1.8V, 2.5V or 3.3V	7.0	pF
C _{PD}	Power Dissipation Capacitance	$V_I = 0V$ or V_{CC} , f = 10 MHz, $V_{CC} = 1.8V$, 2.5V or 3.3V	20.0	pF

 $C_L = 30 \text{ pF}, \text{ } \text{V}_{\text{IH}} = \text{V}_{\text{CC}}, \text{ } \text{V}_{\text{IL}} = 0 \text{V}$

 $C_L = 30 \text{ pF}, \text{ } V_{IH} = V_{CC}, \text{ } V_{IL} = 0 \text{ } V$



