

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor FDD6672A

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>



Distributor of Fairchild Semiconductor: Excellent Integrated System Limited Datasheet of FDD6672A - MOSFET N-CH 30V 65A D-PAK Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

FAIRCHILD

SEMICONDUCTOR

FDD6672A

30V N-Channel PowerTrench[®] MOSFET

General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low $R_{DS(ON)}$ and fast switching speed.

Applications

DC/DC converter


Features


• 65 A, 30 V. $\begin{array}{l} {\sf R}_{{\sf DS}({\sf ON})} \, = 9.5 \; m\Omega \, @ \; {\sf V}_{{\sf GS}} = 4.5 \; {\sf V} \\ {\sf R}_{{\sf DS}({\sf ON})} \, = 8 \; m\Omega \, @ \; {\sf V}_{{\sf GS}} = 10 \; {\sf V} \end{array}$

FDD6672A

April 2001

- + High performance trench technology for extremely low $R_{\text{DS}(\text{ON})}$
- Low gate charge (33 nC typical)
- High power and current handling capability





Absolute Maximum Ratings T_A=25°C unless otherwise noted

| Symbol | Parameter | | | Ratings | Units |
|--|--------------------------------------|---|-----------------|-------------|--------------|
| V _{DSS} | Drain-Source Voltage | | | 30 | V |
| V _{GSS} | Gate-Source Voltage | | | ±12 | V |
| I _D | Drain Current – Continuous (Note 1a) | | | 65 | А |
| | | - Pulsed | | 100 | |
| P _D | Maximum F | Power Dissipation @ T _c = | : 25°C (Note 1) | 70 | W |
| | | @ T _A = | 25°C (Note 1a) | 3.2 | |
| | | @ T _A = | 25°C (Note 1b) | 1.3 | |
| T _J , T _{STG} | Operating a | and Storage Junction Ten | nperature Range | -55 to +150 | °C |
| | | | | | |
| | Thermal Re | teristics esistance, Junction-to-Cas | Se (Note 1) | 1.8 | °C/W |
| R _{θJC} | Thermal Re | | . , | 1.8 96 | |
| R _{ejc} R _{ejA} Packag | Thermal Re Thermal Re | esistance, Junction-to-Cas | bient (Note 1b) | | °C/W ○C/W |

©2000 Fairchild Semiconductor Corporation

FDD6672A Rev C (W)




| cteristics Drain–Source Breakdown Voltage | | | | | |
|--|---|---|--|--|---|
| Drain-Source Breakdown Voltage | | | | | |
| | $V_{GS} = 0 V, I_{D} = 250 \mu A$ | 30 | | | V |
| Breakdown Voltage Temperature Coefficient | $I_D = 250 \ \mu$ A, Referenced to 25° C | | 20 | | mV/°C |
| Zero Gate Voltage Drain Current | $V_{\text{DS}} = 24 \text{ V}, V_{\text{GS}} = 0 \text{ V}$ | | | 1 | μΑ |
| Gate–Body Leakage, Forward | $V_{GS} = 12 \text{ V}, V_{DS} = 0 \text{ V}$ | | | 100 | nA |
| Gate–Body Leakage, Reverse $V_{GS} = -12 V V_{DS} = 0 V$ | | | | -100 | nA |
| | | | | | |
| Gate Threshold Voltage | $V_{DS} = V_{GS}, I_{D} = 250 \ \mu A$ | 0.8 | 1.2 | 2.0 | V |
| Gate Threshold Voltage | I_D = 250 µA, Referenced to 25°C | | -4 | | mV/°C |
| Static Drain–Source Dn–Resistance | $V_{GS} = 4.5 V, I_D = 13 A$ $V_{GS} = 4.5 V, I_D = 13 A, T_J=125^{\circ}C$ $V_{GS} = 10 V, I_D = 14 A$ | | 8.2 11.5 6.8 | 9.5 16 8 | mΩ |
| Dn-State Drain Current | $V_{GS} = 10 \text{ V}, V_{DS} = 5 \text{ V}$ | 50 | | | A |
| Forward Transconductance | $V_{DS} = 10 V$, $I_D = 15 A$ | | 75 | | S |
| Characteristics | | | | | |
| nput Capacitance | $V_{DS} = 15 V_{c} V_{cS} = 0 V_{c}$ | | 5070 | | pF |
| Dutput Capacitance | f = 1.0 MHz | | 550 | | , pF |
| Reverse Transfer Capacitance | 1 | | 230 | | pF |
| Characteristics (Nate 2) | ł | L | L | | |
| | $V_{DD} = 10 V$, $I_D = 1 A$, | | 17 | 25 | ns |
| , | $V_{GS} = 4.5 V, R_{GEN} = 6 \Omega$ | | | | ns |
| | - | | 69 | 100 | ns |
| , | - | | 29 | 42 | ns |
| | $V_{DS} = 15 \text{ V}, I_{D} = 15 \text{ A},$ | | 33 | 46 | nC |
| | V _{GS} = 4.5 V | | 7.5 | | nC |
| Gate–Drain Charge | | | 6.8 | | nC |
| Irce Diode Characteristics | and Maximum Ratings | | | | |
| | | | | 2.7 | А |
| Drain-Source Diode Forward | $V_{GS} = 0 V$, $I_S = 2.7 A$ (Note 2) | | 0.7 | 1.2 | V |
| | Cero Gate Voltage Drain Current Gate-Body Leakage, Forward Gate-Body Leakage, Reverse Cteristics (Note 2) Gate Threshold Voltage Gate Drain Current forward Transconductance Duput Capacitance Duput Capacitance Characteristics (Note 2) furn-On Delay Time furn-On Rise Time furn-Off Fall Time fotal Gate Charge Gate-Source Charge Gate-Drain Charge Gate-Drain Charge Maximum Continuous Drain-Source | ConstructionV_{DS} = 24 V, V_{GS} = 0 VCero Gate Voltage Drain Current $V_{DS} = 24 V$, $V_{DS} = 0 V$ Sate-Body Leakage, Forward $V_{GS} = 12 V$, $V_{DS} = 0 V$ Cate-Body Leakage, Reverse $V_{GS} = -12 V V_{DS} = 0 V$ Sate Threshold Voltage $V_{DS} = V_{GS}$, $I_D = 250 \mu A$ Sate Threshold Voltage $I_D = 250 \mu A$, Referenced to 25°Cemperature Coefficient $I_D = 250 \mu A$, Referenced to 25°CSate Threshold Voltage $V_{DS} = 4.5 V$, $I_D = 13 A$ Dn-Resistance $V_{GS} = 4.5 V$, $I_D = 13 A$, $T_J = 125°C$ $V_{CS} = 10 V$, $I_D = 14 A$ $V_{DS} = 10 V$, $I_D = 14 A$ Dn-State Drain Current $V_{GS} = 10 V$, $V_{DS} = 5 V$ Forward Transconductance $V_{DS} = 10 V$, $I_D = 15 A$ Characteristics $V_{DS} = 10 V$, $I_D = 15 A$ Characteristics (Note 2) $V_{DS} = 10 V$, $I_D = 1 A$,Output Capacitance $V_{DS} = 10 V$, $I_D = 1 A$,Vurn-On Delay Time $V_{DS} = 4.5 V$, $R_{GEN} = 6 \Omega$ Turn-On Rise Time $V_{DS} = 15 V$, $I_D = 15 A$,Vurn-Off Fall Time $V_{DS} = 4.5 V$ Sate-Source Charge $V_{GS} = 4.5 V$ Sate-Drain Charge $V_{DS} = 15 V$, $I_D = 15 A$,Maximum Continuous Drain-Source Diode Forward CurrentDrain-Source Diode Forward $V_{DS} = 0 V$ Drain-Source Diode Forward $V_{DS} = 0 V$ | DefinitionVoid of the termGate Voltage Drain Current $V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$ Gate-Body Leakage, Forward $V_{GS} = 12 \text{ V}, V_{DS} = 0 \text{ V}$ Gate-Body Leakage, Reverse $V_{GS} = -12 \text{ V} V_{DS} = 0 \text{ V}$ Gate-Body Leakage, Reverse $V_{GS} = -12 \text{ V} V_{DS} = 0 \text{ V}$ Gate-Body Leakage, Reverse $V_{GS} = -12 \text{ V} V_{DS} = 0 \text{ V}$ Gate-Body Leakage, Reverse $V_{GS} = -12 \text{ V} V_{DS} = 0 \text{ V}$ Gate-Threshold Voltage $V_{DS} = -12 \text{ V} V_{DS} = 0 \text{ V}$ Gate Threshold Voltage $V_{DS} = -12 \text{ V} V_{DS} = 0 \text{ V}$ Gate Threshold Voltage $V_{DS} = -12 \text{ V} V_{DS} = 0 \text{ V}$ Gate Threshold Voltage $V_{DS} = 4.5 \text{ V}, I_D = 13 \text{ A}$ Characteristics $V_{GS} = 4.5 \text{ V}, I_D = 13 \text{ A}$ On-State Drain Current $V_{GS} = 10 \text{ V}, I_D = 15 \text{ A}$ Characteristics $V_{DS} = 10 \text{ V}, I_D = 15 \text{ A}$ Characteristics(Note 2)furn-On Delay Time $V_{DS} = 10 \text{ V}, I_D = 1 \text{ A},$ furn-On Delay Time $V_{DS} = 10 \text{ V}, I_D = 1 \text{ A},$ furn-On Rise Time $V_{DS} = 10 \text{ V}, I_D = 1 \text{ A},$ furn-Onf Fall Time $V_{DS} = 15 \text{ V}, R_{GEN} = 6 \Omega$ furn-Off Fall Time $V_{OS} = 4.5 \text{ V}$ Gate-Drain Charge $V_{SS} = 4.5 \text{ V}$ Gate-Drain Charge $V_{SS} = 4.5 \text{ V}$ Gate-Drain Charge $V_{SS} = 2 \text{ A}_{S} \text{ V}$ Gate-Drain Charge $V_{OS} = 10 \text{ V}, I_D = 15 \text{ A},$ $V_{GS} = 4.5 \text{ V}$ $V_{SS} = 4.5 \text{ V}$ Gate-Drain Charge $V_{SS} = 4.5 \text{ V}$ Gate-Drain | ControlVDDPartVDDPartVero Gate Voltage Drain CurrentVDD $V_{GS} = 12$ V, $V_{GS} = 0$ VSate-Body Leakage, Forward $V_{GS} = 12$ V, $V_{DS} = 0$ VSate-Body Leakage, ReverseVDD $V_{GS} = -12$ V, $V_{DS} = 0$ VSate-Body Leakage, Reverse $V_{GS} = -12$ V, $V_{DS} = 0$ VSate-Body Leakage, ReverseVDD $V_{GS} = -12$ V, $V_{DS} = 0$ VSate-SoreSate-SoreSate-Body Leakage, ReverseVDD $V_{GS} = -12$ V, $V_{DS} = 0$ VSate-SoreSate-SoreSate Threshold VoltageID 250 µA, Referenced to 25° C-4Sate Threshold VoltageID 250 µA, Referenced to 25° C-4Sate Threshold VoltageID 250 µA, Referenced to 25° C-4Sate Drain SourceVDD $V_{GS} = 4.5$ V, $I_D = 13$ A, $T_J = 125^{\circ}$ C11.5Sate Drain CurrentVDD $V_{DS} = 10$ V, $I_D = 14$ A6.8Son-State Drain CurrentVDD $V_{DS} = 10$ V, $I_D = 15$ A75Characteristics(Note 2)100 Hz550Sourput CapacitanceVDD ID Hz550Severse Transfer CapacitanceVDD100 Hz17Sum-On Delay TimeVDD $V_{DS} = 15$ V, $I_D = 15$ A, $I7$ 18Sum-Off Delay TimeVDD $V_{DS} = 4.5$ V918Sate-Source ChargeVDD $V_{DS} = 4.5$ V7.533Sate-Source Charge $V_{DS} = 15$ V, $I_D = 15$ A, $V_{SS} = 4.5$ V7.5Sate-Drain Charge $G.8$ 6.833Sate | DefinitionVDSPartVDSPart1Gero Gate Voltage Drain CurrentVDS24 V, VDS0 V1Sate-Body Leakage, ForwardVDS12 V, VDS0 V100Sate-Body Leakage, ReverseVDS12 V, VDS0 V-100Sate-Body Leakage, ReverseVDSVDS0 V-100Sate-Body Leakage, ReverseVDSVDS0 V-100Sate-Threshold VoltageID250 µA, Referenced to 25°C-4-4Sate Threshold VoltageVDS= 4.5 V, ID= 13 A, TJ==125°C11.516Sate Threshold VoltageVDS= 10 V, ID= 14 A6.88Son-State Drain CurrentVDS= 10 V, ID= 15 A75 |

FDD6672A Rev C(W)

FDD6672A






FDD6672A Rev C(W)

FDD6672A





FDD6672A Rev C(W)



| TRADEMARKS | | | | | | |
|--|---------------------|---------------------------------|-----------------------|--|--|--|
| The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks. | | | | | | |
| ACEx™ | FAST ® | PACMAN™ | SuperSOT™-3 | | | |
| Bottomless™ | FASTr™ | POP™ | SuperSOT™-6 | | | |
| CoolFET™ | GlobalOptoisolator™ | PowerTrench ® | SuperSOT™-8 | | | |
| CROSSVOLT™ | GTO™ | QFET™ | SyncFET™ | | | |
| DenseTrench™ | HiSeC™ | QS™ | TinyLogic™ | | | |
| DOME™ | ISOPLANAR™ | QT Optoelectronics [™] | UHC™ | | | |
| EcoSPARK™ | LittleFET™ | Quiet Series [™] | UltraFET [®] | | | |
| E ² CMOS [™] | MicroFET™ | SILENT SWITCHER ® | VCX™ | | | |
| EnSigna™ | MICROWIRE™ | SMART START™ | | | | |
| FACT™ | OPTOLOGIC™ | Star* Power™ | | | | |
| FACT Quiet Series™ | OPTOPLANAR™ | Stealth™ | | | | |

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

| Datasheet Identification | Product Status | Definition |
|--------------------------|---------------------------|---|
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only. |