Ship from: HONGKONG
Date Code: Newest Date Code
Manufacturer lead time 6 weeks
| Internal Part Number | EIS-DLP-HS-FPGA2 | |
| Lead Free Status / RoHS Status | Lead free / RoHS Compliant | |
| Moisture Sensitivity Level (MSL) | 1 (Unlimited) | |
| Production Status (Lifecycle) | In Production | |
| Condition | New & Unused, Original Sealed | |
| Standard Package | 1 | |
| Category | Integrated Circuits (ICs) | |
| Family | Embedded - Microcontroller or Microprocessor Modules | |
| Series | FPGA | |
| Module/Board Type | FPGA, USB Core | |
| Core Processor | Spartan-3A, XC3S400A | |
| Co-Processor | FT2232H | |
| Speed | 66MHz | |
| Flash Size | - | |
| RAM Size | 32MB | |
| Connector Type | USB - B, Pin Header | |
| Size / Dimension | 3" x 1.2" (76.2mm x 30.5mm) | |
| Operating Temperature | * | |
| Weight | 0.001 KG | |
| Application | Email for details | |
| Alternative Part (Replacement) | DLP-HS-FPGA2 | |
| Related Links | DLP-HS, DLP-HS-FPGA2 Datasheet, DLP Design Inc. Distributor | |
![]() | H3ABG-10104-R4 | JUMPER-H1507TR/A2015R/H1505TR 4" | datasheet.pdf | |
![]() | PBC01SABN | CONN HEADER .100 SINGL STR 1POS | datasheet.pdf | |
![]() | SN74ALS990DW | IC D READ-BACK LATCH 20-SOIC | datasheet.pdf | |
![]() | CRA12E083510KJTR | RES ARRAY 4 RES 510K OHM 2012 | datasheet.pdf | |
![]() | CURA103-G | DIODE GEN PURP 200V 1A DO214AC | datasheet.pdf | |
![]() | S-814A35AUC-BCZT2G | IC REG LDO 3.5V 0.11A SOT89-5 | datasheet.pdf | |
![]() | IMP4-1E0-1J0-1N0-1R0-00-B | IMP CONFIGURABLE POWER SUPPLY | datasheet.pdf | |
![]() | RNC55J4123BRBSL | RES 412K OHM 1/8W .1% AXIAL | datasheet.pdf | |
| VL-CBR-4004 | I/O ASSEMBLY & PADDLEBOARD | datasheet.pdf | ||
![]() | APL11-8348-1 | CIRCUIT BREAKER MAG-HYDR LEVER | datasheet.pdf | |
![]() | ESMH500VSN682MQ40S | CAP ALUM 6800UF 20% 50V SNAP | datasheet.pdf | |
![]() | SJTG06RT-20-11SA | CONN PLUG 11POS STRAIGHT SCKT | datasheet.pdf |