Ship from: HONGKONG
Date Code: Newest Date Code
Manufacturer lead time 6 weeks
| Internal Part Number | EIS-THEVA12LVDR100 | |
| Lead Free Status / RoHS Status | Lead free / RoHS non-compliant | |
| Moisture Sensitivity Level (MSL) | 1 (Unlimited) | |
| Production Status (Lifecycle) | In Production | |
| Condition | New & Unused, Original Sealed | |
| Design Resources | THEVA12LVDR100 BOM THEVA12LVDR100 Schematic | |
| Standard Package | 1 | |
| Category | Programmers, Development Systems | |
| Family | Evaluation and Demonstration Boards and Kits | |
| Series | - | |
| Main Purpose | Interface, LVDS, Transmitter/Receiver | |
| Embedded | - | |
| Utilized IC / Part | THC63LVD103D, THC63LVD104S | |
| Primary Attributes | - | |
| Secondary Attributes | - | |
| Supplied Contents | Board | |
| Weight | 0.001 KG | |
| Application | Email for details | |
| Alternative Part (Replacement) | THEVA12LVDR100 | |
| Related Links | THEVA12, THEVA12LVDR100 Datasheet, CEL (California Eastern Laboratories) Distributor | |
![]() | TC1263-3.3VOATR | IC REG LDO 3.3V 0.5A 8SOIC | datasheet.pdf | |
![]() | RG2012N-4871-W-T5 | RES SMD 4.87KOHM 0.05% 1/8W 0805 | datasheet.pdf | |
![]() | MCP4162-502E/SN | IC POT DGTL SNGL 5K RHEO 8SOIC | datasheet.pdf | |
![]() | 961421-9041704-AR | HEADER 21POS STR DUAL INSUL 1ROW | datasheet.pdf | |
![]() | A3PE1500-1FGG676 | IC FPGA 444 I/O 676FBGA | datasheet.pdf | |
![]() | VE-J5T-IZ-B1 | CONVERTER MOD DC/DC 6.5V 25W | datasheet.pdf | |
![]() | M39003/01-6082H | CAP TANT 15UF 5% 20V AXIAL | datasheet.pdf | |
![]() | GRM188R6YA475KE15D | CAP CER 4.7UF 35V X5R 0603 | datasheet.pdf | |
![]() | TXR54AB90-2012AI2-CS2477 | CONN BACKSHELL ADPT SZ20 37 OLIV | datasheet.pdf | |
![]() | TVS06RF-23-54S | TV 40#22 9#16 4#12 SKT PLUG | datasheet.pdf | |
![]() | CN1021A22G19S6-040 | 26500 19C 19#16 S BY RECP LC | datasheet.pdf | |
![]() | 97-3106A20-24P | AB 4C 2#8,2#16 PIN PLUG | datasheet.pdf |