Ship from: HONGKONG
Date Code: Newest Date Code
Manufacturer lead time 6 weeks
| Internal Part Number | EIS-DDR3-PHY-E5-U | |
| Lead Free Status / RoHS Status | Lead free / RoHS Compliant | |
| Moisture Sensitivity Level (MSL) | 1 (Unlimited) | |
| Production Status (Lifecycle) | In Production | |
| Condition | New & Unused, Original Sealed | |
| Video File | ECP5 FPGA Family | |
| Design Resources | Development Tool Selector | |
| Featured Product | ECP5™ SERDES Enabled FPGA Family | |
| Standard Package | 1 | |
| Category | Programmers, Development Systems | |
| Family | Software, Services | |
| Series | LatticeCORE™ | |
| Type | License | |
| Applications | - | |
| Edition | - | |
| License Length | - | |
| License - User Details | - | |
| Operating System | - | |
| For Use With/Related Products | Lattice Programmable Products | |
| Media Delivery Type | - | |
| Weight | 0.001 KG | |
| Application | Email for details | |
| Alternative Part (Replacement) | DDR3-PHY-E5-U | |
| Related Links | DDR3-P, DDR3-PHY-E5-U Datasheet, Lattice Semiconductor Corporation Distributor | |
![]() | MC33269D-3.3G | IC REG LDO 3.3V 0.8A 8SOIC | datasheet.pdf | |
![]() | 1808SA300JAT1A | CAP CER 30PF 1.5KV NP0 1808 | datasheet.pdf | |
![]() | CD74FCT244ATM | IC BUFF/DVR TRI-ST DUAL 20SOIC | datasheet.pdf | |
![]() | B26B-PUDSS-1(LF)(SN) | CONN HDR TOP 26 POS W/BOSS 2MM | datasheet.pdf | |
![]() | IDT70T631S15DD | IC SRAM 4.5MBIT 15NS 144TQFP | datasheet.pdf | |
![]() | RN70D1741FBSL | RES 1.74K OHM 3/4W 1% AXIAL | datasheet.pdf | |
![]() | M39003/09-0071/HSD | CAP TANT 8.2UF 5% 50V AXIAL | datasheet.pdf | |
![]() | 4693PA51G02618 | GK NICU NRSG PU V0 REC | datasheet.pdf | |
![]() | C0912.5 | SWITCH PUSHBUTTON | datasheet.pdf | |
![]() | KBS-450C | BUSS LIMITRON FUSE | datasheet.pdf | |
![]() | XC2S100E-4FT256C | IC FPGA 176 I/O 256FBGA | datasheet.pdf | |
![]() | CSTCR4M00G35B46-R0 | Capacitors Inductors Filters... | datasheet.pdf |